


HP 1000 L-Series Computer

Engineering and Reference Documentation



HP 1000 L-SERIES COMPUTER ENGINEERING AND REFERENCE DOCUMENTATION



PRINTING HISTORY

New editions are complete revisions of the manual. Update packages contain replacement pages or write-in instructions to be merged into the manual by the customer. Manuals will be reprinted as necessary to incorporate all prior updates. A reprinted manual is identical in content (but not in appearance) to the previous edition with all updates incorporated. No information is incorporated into a reprinting unless it appears as a prior update. The edition does not change.

First Edition Sep 1980

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

SAFETY CONSIDERATIONS

GENERAL - This product and relation documentation must be reviewed for familiarization with safety markings and instructions before operation.

SAFETY SYMBOLS



Instruction manual symbol: the product will be marked with this symbol when it is necessary for the user to refer to the instruction manual in order to protect the product against damage.



Indicates hazardous voltages.



Indicates earth (ground) terminal (sometimes used in manual to indicate circuit common connected to grounded chassis).

WARNING

The WARNING sign denotes a hazard. It calls attention to a procedure, practice, or the like, which, if not correctly performed or adhered to, could result in injury. Do not proceed beyond a WARNING sign until the indicated conditions are fully understood and met.

CAUTION

The CAUTION sign denotes a hazard. It calls attention to an operating procedure, practice, or the like, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the product. Do not proceed beyond a CAUTION sign until the indicated conditions are fully understood and met.

CAUTION

STATIC SENSITIVE DEVICES

Some of the semiconductor devices used in this equipment are susceptible to damage by static discharge. Depending on the magnitude of the charge, device substrates can be punctured or destroyed by contact or mere proximity to a static charge. These charges are generated in numerous ways such as simple contact, separation of materials, and normal motions of persons working with static sensitive devices.

When handling or servicing equipment containing static sensitive devices, adequate precautions must be taken to prevent device damage or destruction. Only those who are thoroughly familiar with industry accepted techniques for handling static sensitive devices should attempt to service the cards with these devices. In all instances, measures must be taken to prevent static charge buildup on work surfaces and persons handling the devices. Cautions are included through this manual where handling and maintenance involve static sensitive devices.

SAFETY EARTH GROUND - This is a safety class I product and is provided with a protective earthing terminal. An uninterruptible safety earth ground must be provided from the main power source to the product input wiring terminals, power cord, or supplied power cord set. Whenever it is likely that the protection has been impaired, the product must be made inoperative and be secured against any unintended operation.

BEFORE APPLYING POWER - Verify that the product is configured to match the available main power source per the input power configuration instructions provided in this manual.

If this product is to be energized via an auto-transformer (for voltage reduction) make sure the common terminal is connected to the earth terminal of the main power source.

SERVICING

WARNING

Any servicing, adjustment, maintenance, or repair of this product must be performed only by qualified personnel.

Adjustments described in this manual may be performed with power supplied to the product while protective covers are removed. Energy available at many points may, if contacted, result in personal injury.

Capacitors inside this product may still be charged even when disconnected from its power source.

To avoid a fire hazard, only fuses with the required current rating and of the specified type (normal blow, time delay, etc.) are to be used for replacement.

WARNING

EYE HAZARD

Eye protection must be worn when removing or inserting integrated circuits held in place with retaining clips.

NOTICE

Many of the schematic diagrams and parts lists in this document contain the generic number of IC packs. These are for your convenience in referring to pack diagrams and general operating conditions in semiconductor manufacturer's catalogs. The generic number, however, should not be used to order parts used replacement parts. Ma ny in Hewlett-Packard equipment are purchased with special specifications and tolerances, or may undergo special testing and treatment (such as burn-in). Replacement parts therefore must be ordered using the Hewlett-Packard part number to insure that the replacement part will restore the equipment to its proper operating condition.

PREFACE

This document contains engineering and reference information for the Hewlett-Packard HP 1000 L-Series Computer.

The L-Series computer hardware is available as printed circuit cards, computer units (boxes containing several printed circuit cards), and computer systems (boxes containing several printed circuit cards plus peripheral devices). This document is intended to assist you in arranging any of the L-Series combinations into unique, special-purpose computing systems.

Information is provided for the processor card, memory, power supply, battery backup, and backplane. The input/output (I/O) interfaces (Parallel Interface, Asynchronous Serial Interface, etc.) are not covered in this document; information concerning these items is provided in separate manuals. See the HP 1000 Computer Reference Manual, part number 02103-90007, for a documentation map of all available L-Series manuals.

The content of this document is as follows:

Section I - HP 1000 L-Series Computer

Section II - Processor Card

Section III - 64Kbyte Memory

Section IV - Power Supply

Section V - Battery Backup

Section VI - Backplane

Section VII - Point-of-Load Regulator

Section VIII - Expanded Memory

Appendix A - Self-Test, Loaders, and VCP Programs

Appendix B - Application Information for 25 KHz Power

Cross-Reference Index

PREFACE

Section I contains information covering the HP 1000 L-Series computer at the system level, the box level, and the card (printed circuit) level.

In addition, power, ventilation, and assembly information are provided for those customers who wish to purchase and assemble individual cards into unique, special-purpose systems.

The remaining sections contain specifications, theory of operation information, parts list, and parts location information. Block diagrams, schematic diagrams, and parts location diagrams are provided. Additional diagrams, such as photographs of each card or assembly, are provided as necessary.

Table of Contents

1	HP 1000	L-SERIES (COMPUTER													
	1.1 IN	TRODUCTION	V						•		•	•			•	1-1
	1.2 PH	YSTCAL DES	SCRIPTION													1-1
			DESCRIPTION													1-1
			ORT FEATURE													1-5
	1.4		AL CONTROL													1-5
	1.4.		TEST CAPABI													1-6
		SERIES CA														1-7
	1.5.		REQUIREMEN													1-7
	1.5.		LATION REQU													1-8
	1.5.	3 CARD (CAGE AND BA	CKPLANE	ASSEN	1BL II	ES .	•	•	• •	•	•	• •	•	•	1-8
2	PROCESSO	R CARD														
	2.1 IN	TRODUCTON														2-1
	2.2.		1 ENVIROMEN													2-3
			ARD FUNCTION													
	2.3.		ACCESSING													
	2.3.		RUPT PROCES													
		2.3.2.1	Interrupt	Request	5 ·	• •	• • •	•	•	• •	•	•	• •	•	•	2-6
	:	2.3.2.2	Interrupt	Service	• •	• •	• • •	•	•	• •	•	•	• •	•	•	2-9
	2.3.	3 I/O PF	ROCESSING		• •			•	•	• •	•	•		•	•	2-11
		2.3.3.1	I/O Access	ing		• •			•		•	•		•	•	2-11
		2.3.3.2	Processor	Card I/	Fund	ction	ns .		•		•	•		•	•	2-12
	2.4 CP	U CHIP FUI	NCTIONAL TH	IEORY OF	OPER	ATIO	Ν.									2-17
	2.4.		HIP DATA PA													
	2.4.		HIP REGISTE													
		2.4.2.1	Instruction													
		2.4.2.2	Page Regis	n Kegis	LEL	• •	• •	•	•	• •	•	•	• •	•	•	2 23
		2.4.2.3	Control Wo	rd Kegi	ster	• •	• •	• •	•	• •	•	•	• •	•	•	2-25
		2.4.2.4	A and B Re	gisters	• •	• •	• •	•	•	• •	•	•	• •	•	•	2-25
		2.4.2.5	Extend (E)													
		2.4.2.6	Overflow (0) Regi	ster			•	•		•	•		•	•	2-26
		2.4.2.7	T Register						•		•	•		•	•	2-26
		2.4.2.8	P Register													2-26
		2.4.2.9	PSAVE Regi	ster .					•		•	•		•	•	2-27
		2.4.2.10	Memory Pr	otect F	ence l	Regi	ster		•							2-27
	2.4.	3 ARITH	METIC LOGIC	UNIT .											•	2-28
	2.4.		S LOGIC .													
	2.4.	5 CONTR	OL STRUCTUE	?E					•		•					2-30
	2.4.		STATE CLA													
			STATE CLA STATE COUNT													
	2.4.															
	2.4.		T CLA/OUTPU													
	2.4.		UCTION REG													
	2.4.		TIMING													
	2.4.		E DIAGRAM													
	2.4.	12 MEMO	RY PROTECT	SYSTEM							•				•	2-42

	2.5	PROCES	SSOR C	ARD DI	ETAII	LED	THE	RY	OF	OPI	ERAT	CIO	. 1	•					•	•	•	2-44
			MEMO R																			
		2.5.		Memor	rv Da	ata	Read	ı .														2-46
		2.5		Memor	rv Wr	ite	Ini	tia	ted	l by	, th	ne l	Pro	ces	SOI	. (ar	1				2-46
		2.5		Inst	ructi	ion	Feto	h f	ron	Me	emoi	ĵy.		•								2-46
		2.5		Insti	nicti	ion	Feto	h f	ron	ı tl	he A	Λo:	r B	Re	gis	ste	ers					2-46
			1.5	ROM 1	Nata	Rea	d .							_	•							2-49
		2.5.	.1.6	ROM I	ructi	ion	Feto	h f	ron	ı R	MC			•	•			•	•			2-49
		2.5.2	PROCE	SSOR 1	MEMOF	RY A	CCES	SS A	ND	DM.	Α.			•				•	•		•	2-49
		2.5.3	I/O S	TATE I	MACH]	INE			•								•		•			2-51
			VIRTU	AT. COI	NTROI	L PA	NEL	(SL	AVE	MO	DDE)) PI	ROC	ESS	SINC	;						2-61
		2.5.5	POWER	ON SI	ELF-1	rest	' ANT) BO	ОТ	LO	ADEI	RS										2-62
		2.5.6	L-SER	TES CI	COCKS	3 .								•							•	2-63
	2.6		LOCAT	TONS					•			•		•					•			2-65
	2.7		TICT	TOND					•	•		•		•	•				•			2-65
	2.01	IAKIO	LIJI.	• •	• • •	• •	• •	• •	•	•	• •	•	• •	•				Ĭ	•	·	Ī	
3	64K	BYTE MEN	MORY																			
•	3.1	INTROI	DUCTIO	N .												, ,				•		3-1
	3.2	OVE RV]																				3-1
		3.2.1	SYSTE																			3-1
		3.2.2	BASIC	MEMO	RY OF	PERA	OIT	١.				•			•			•	•		•	3-3
		3.2	.2.1	Write																		3-3
			.2.2	Read	Cyc]	le			•	•		•						•	•	•		3-5
		3.2	.2.3	Refr	esh (Cyc1	.e •					•								•		3-5
	3.3																					3-7
		3.3.1	POWE R																			3-7
		3.3.2	MEMOR	Y CÝCI	LE T	IME			•	•		•		•	•			•	•	•	•	3-7
		3.3.3	MEMOR	Y REF	RESH	PEF	RIOD					•		•	•			•	•		•	3-7
		3.3.4	DATA/	ADDRE	SS L/	ATCH	ES		•	•		•		•	•			•	•	•	•	3-8
		3.3.5	PARIT	Y GEN																		3-8
		3.3.6	PARIT	Y SEN	SE .					•		•		•	•			•	•	•	•	3-9
		3.3.7	PARIT	Y IND	ICAT	OR				•		•			•	•		•	•	•	•	3-9
		3.3.8	STAND	BY MO	DE .					•		•		•	•				•	•	•	3-10
		3.3.9	POWER	SUPP	LY CO	ONFI	GUR	ATIC	N	•				•				•	•	•	•	3-10
	3.4	INTER	FACE R	EQUIR	EME N'	TS				•					•	•		•		•	•	3-11
		3.4.1	BACKP	LANE	INTE	RFAC	Œ.		•	•		•		•	•	•		•	•	•	•	3-11
		3.4	.1.1																			
		3.4	.1.2	Hand	shake	e Ir	hib:	it S	Sign	nal	s.			•	•			•	•	•	•	3-12
		3.4	.1.3	Cloc	k Sig	gna]	s .		•	•		•		•	•	•		•	•	•	•	3-12
		3.4	.1.4	Init	ialia	zati	ion S	Sign	als	3		•		•	•	•		•	•	•	•	3-15
			.1.5	Powe	r Sec	quer	ncing	g Re	equ:	ire	men	t		•	•	•		•	•	•	•	3-15
	3.5	OPE RA'	TING C	HARAC	TERI	STIC	cs .		•	•		•		•	•	•		•	•	•	•	3-15
		3.5.1	INITI	ALIZA	TION	•						•		•	•	•			•	•	•	3-15
		3.5.2	INPUT	DATA	/ AD DI	RESS	SE'	T-UI	? R	ΞQU	IRE	MEN	Τ.	•	•	•		•	•	•	•	3-15
		3.5.3	WRITI	NG DA	TA I	NTO	MEMO	ORY	•	•		•		•	•	•		•	•	•	•	3-17
		3.5.4		NG DA																•	•	3-17
		3.5.5		ERY F																		3-18
	3.6		IONAL																			
		3.6.1	INTER	RFACE	BUF F	ERS		•	•	•		•		•	•	•	• •	•	•	•	•	3-18
		3.6.2		SS LA					•	•		•		•	•	•	• •	•	•	•	•	3-18
		262	ከለጥለ	A T MT.	ጥርሀ														_	_		3-20

		3.6.4	DATA-0	UT BUFF	ER				•		•		•	•	•	•	• •		•	3-20
		3.6.5	PARITY	GENERA'	TOR/CC	MPARA	TOR		•				•				• •		•	3-20
		3.6.6	PARITY	CONTRO	L						•		•		•	•	•		•	3-20
		3.6.7	PARTTY	INDICA	TOR .						•		•	•	•	•	•	•		3-20
		3.6.8	ADDRES	S MULTI	PLEXE	₹					•		•	•	•	•		•	•	3-21
		3.6.9	DYNAMT	C RAM A	RRAY .											•		•		3-21
		3.6.10	TTMTN	G AND C	ONTROL						•			•	•	•		•	•	3-21
		3.6.11	REFRE	SH CONT	ROL .								•	•	•	•	•	•	•	3-21
	3.7	THEORY	OF OP	ERATION				•			•		•	•	•	•	•	•	•	3-22
		3.7.1	INTERF	ACE BUF	FERS .						•		•	•	•	•	•	•	•	3-22
		3.7.2	ADDRES	S LATCH				•			•		•	•	•	•	•	•	•	3-22
		3.7.3	DATA-T	N LATCH				•						•	•	•	•	•	•	3-24
		3.7.4	DATA-0	UT BUFF	ER .			•							•	•	•	•	•	3-24
		3.7.5	PARTTY	CIRCUI	Т .									•	•		•			3-25
		3.7	-5-1	Parity	Genera	ation													•	3-25
			.5.2	Parity	Detect	tion		•												3-26
		3.7.6	ADDRES	S MILTT	PLEXE	R									•			•	•	3-27
		3.7.7	DYNAMT	C RAM A	RRAY						•			•	•	•	•	•	•	3-28
		3.7.8	MEMORY	REFRES	H CTR	CUIT		•									•			3-29
		3.7.9	MATN (CONTROL	CTRCII	TT .														3-30
		3.7.10	MEMOR	RY CYCLE	SEOU	ENCE		•												3-31
		3.7.11	MEMOR	RY CYCLE	SOCO	URRINO	DU	RIN	G RI	EFRE	SH	CY	CLE	S	•					3-32
		3.7.12	REERE	SH CYCL	ES OC	CURRT	NG D	URI	NG N	ИΕМО	RY	CY	CLE	S					•	3-32
		3.7.13	PON 1	INITIAL I	ZATIO	N	•	•			•	•		•						3-35
		3.7.14	TEST	POINTS	AND D	IAGNO	STIC	FU	NCT:	IONS						•	•		•	3-35
	3.8	PARTS	LOCATI	LONS											•			•		3-36
	3.9	PARTS	LIST	• • •				•							•					3-36
	3.7	1111111		• • • •																
4	POW	ER SUPPL	Y																	
•	4.1	TNTRO	DUCTION	N							•	•		•	•	•	•	•	•	4-1
	4.2	PHYSI	CAL CHA	ARACTERI	STICS							•		•	•	•	•	•	•	4-1
		4.2.1	TNPIIT	POWER (CONNEC	TOR .						•		•	•	•	•	•	•	4-1
		4.2.2	BACKP	LANE IN	CERFAC	E OUT	PUT	CON	NEC'	TOR	•	•		•	•	•	•	•	•	4-3
		4.2.3	STNGL	E-PHASE	25KHZ	OUTP	UT (CONN	ECT	OR 4				•		•	•	•	•	4-3
		4.2.4	POWER	CONTRO	L CONN	ECTOR	•	• •		•	•	•		•	•	•	•	•	•	4-4
		4.2.5	EXTER	NAL FAN	CONNE	CTOR	•	•	• •	•	•	•	• •	•	•	•	•	•	•	4-4
		4.2.6	INDIC.	ATORS	• • •		•	•	• •	•	• •	•		•	•	•	•	•	•	4-4
	4.3	SPECI	FICATI	ONS .			•			•		•		•	•	•	•	•	•	4-5
	4.4	BI NAR	Y SIGN	AL LEVE	LS •		•	• •	• •	•	• •	•	• •	•	•	•	•	•	•	4-10
	4.5	THEOR	Y OF O	PERATIO	Ν			• •	• •	•	• •	•	• •	•	•	•	•	•	•	4-11
		4.5.1		RBO ARD	(PART	NUMBE	R I	2035	-60	002	•	•	• •	•	•	•	•	•	•	4-11
			5.1.1	Low Vo	ltage	Drive	r Si	ıbbr	.у •	•	• •	•	• •	•	•	•	•	•	•	4-11
			5.1.2	Input	Crowba	ir, RF	1 F:	ilte	er a	nd I	Lin	ек	ect	11	1e:	r	•	•	•	4-14
			.1.3	Switch	ing Re	egulat	or	• •	• •	•	• •	•	• •	•	•	•	•	•	•	4-13
			5.1.4	Sine-W	ave In	iverte	r	• •		1 .	• •	•	• •	•	•	•	•	•	•	4-17
			5.1.5	Output	Recti	lriers	, P	ost	Keg	ura	cor	S	• •	•	•	•	•	•	•	4-10 /-10
		4.5.2		R BOARD	(PARI	I NO.	120	J)−t	0000	13)	• • h=-	• ni-		•	•	•	•	•	•	4-10
			5.2.1	VCO an	a rnas	.e−Loc	кеа	LOC	pp 5	ync	111.0	1112	all	LUII	•	•	•	•	•	/ ₋₁₀
			5.2.2	SCR Ga Switch	te Dri	tve •	• or '	• • T • • • -	• • • T ^**	 . 1	o o Dri	•	• •		•	•	•	•	•	4-22
			5.2.3	Loop R	Ing Ke	egu⊥at	υr	TT.T.	-rev	CI	דיר	ve	• •	•	•	•	•	•	•	4-22
		4 • 5	5.2.4	⊥оор к	egurai	rot •	•	• •		•		•	•	•	•	•	•	•	•	- 44

4.5.2.5 Soft and Hard Fail Shutdown . 4.5.3 LOGIC BOARD (PART NUMBER 12035-60004) . 4.5.3.1 Under-Voltage Limit Comparators . 4.5.3.2 Line Drop-Out Detector, SFS and HFS . 4.5.3.3 LPU, PSU, PON, and PFW Logic . 4.6 TROUBLE DIAGNOSIS . 4.7 PARTS LOCATIONS . 4.8 PARTS LIST . 5 BATTERY BACKUP . 5.1 INTRODUCTION . 5.2 OVERVIEW . 5.3 SPECIFICATIONS . 5.4.1 INTERFACE REQUIREMENTS . 5.4.1 INTERFACE SIGNALS . 5.4.2 EXTERNAL CONNECTOR . 5.4.3 REMOTE/OFF/ON SWITCH . 5.4.4 AUDIO ALARM . 5.4.5 POWER SUPPLY INTERFACE . 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE . 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE . 5.5.1 BATTERY CHARGER . 5.5.2 VOLTAGE REGULATORS . 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) . 5.5.4 -12 VOLTS . 5.6 THEORY OF OPERATION (AC LINE POWER PRESENT) . 5.6.1 BATTERY CHARGER . 5.6.2 +5 VOLT REGULATOR . 5.6.3 +12 VOLT REGULATOR . 5.6.4 -12 VOLT OUTPUT . 5.6.5 RELAY LOGIC . 5.6.6 CONTROL SEQUENCE LOGIC . 5.6.7 AUDIO ALARM/MLOST SIGNAL . 5.7 PARTS LOCATIONS . 5.8 PARTS LIST . 6 BACKPLANE . 6.1 INTRODUCTION . 6.2 INTERNAL SPECIFICATIONS OVERVIEW . 6.2.1 SYSTEM ENVIRONMENT OVERVIEW . 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW . 6.2.3 BACKPLANE INTERFACE HARDWARE .		•	•		•			4-25
4.5.3.1 Under-Voltage Limit Comparators 4.5.3.2 Line Drop-Out Detector, SFS and HFS 4.5.3.3 LPU, PSU, PON, and PFW Logic 4.6 TROUBLE DIAGNOSIS 4.7 PARTS LOCATIONS 4.8 PARTS LIST 5 BATTERY BACKUP 5.1 INTRODUCTION 5.2 OVERVIEW 5.3 SPECIFICATIONS 5.4 INTERFACE REQUIREMENTS 5.4.1 INTERFACE SIGNALS 5.4.2 EXTERNAL CONNECTOR 5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORNAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE	• •	•	•					
4.5.3.1 Under-Voltage Limit Comparators 4.5.3.2 Line Drop-Out Detector, SFS and HFS 4.5.3.3 LPU, PSU, PON, and PFW Logic 4.6 TROUBLE DIAGNOSIS 4.7 PARTS LOCATIONS 4.8 PARTS LIST 5 BATTERY BACKUP 5.1 INTRODUCTION 5.2 OVERVIEW 5.3 SPECIFICATIONS 5.4 INTERFACE REQUIREMENTS 5.4.1 INTERFACE SIGNALS 5.4.2 EXTERNAL CONNECTOR 5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORNAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE	• •	•	•					
4.5.3.2 Line Drop-Out Detector, SFS and HFS 4.5.3.3 LPU, PSU, PON, and PFW Logic 4.6 TROUBLE DIAGNOSIS 4.7 PARTS LOCATIONS 4.8 PARTS LIST 5 BATTERY BACKUP 5.1 INTRODUCTION 5.2 OVERVIEW 5.3 SPECIFICATIONS 5.4 INTERFACE REQUIREMENTS 5.4.1 INTERFACE SIGNALS 5.4.2 EXTERNAL CONNECTOR 5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 - 12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE	• •				•			4-25
4.5.3.3 LPU, PSU, PON, and PFW Logic 4.6 TROUBLE DIAGNOSIS 4.7 PARTS LOCATIONS 4.8 PARTS LIST 5 BATTERY BACKUP 5.1 INTRODUCTION 5.2 OVERVIEW 5.3 SPECIFICATIONS 5.4.1 INTERFACE REQUIREMENTS 5.4.1 INTERFACE SIGNALS 5.4.2 EXTERNAL CONNECTOR 5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION 5.5.4 -12 VOLTS 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE	• • • •	•		_				
4.6 TROUBLE DIAGNOSIS 4.7 PARTS LOCATIONS 4.8 PARTS LIST 5 BATTERY BACKUP 5.1 INTRODUCTION 5.2 OVERVIEW 5.3 SPECIFICATIONS 5.4 INTERFACE REQUIREMENTS 5.4.1 INTERFACE SIGNALS 5.4.2 EXTERNAL CONNECTOR 5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5 FUNCTIONAL THEORY OF OPERATION 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.1 BACKPLANE INTERFACE HARDWARE		•		:	•		•	. 4-28
4.7 PARTS LOCATIONS 4.8 PARTS LIST 5 BATTERY BACKUP 5.1 INTRODUCTION 5.2 OVERVIEW 5.3 SPECIFICATIONS 5.4 INTERFACE REQUIREMENTS 5.4.1 INTERFACE SIGNALS 5.4.2 EXTERNAL CONNECTOR 5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.1 BACKPLANE INTERFACE HARDWARE								
4.8 PARTS LIST 5 BATTERY BACKUP 5.1 INTRODUCTION 5.2 OVERVIEW 5.3 SPECIFICATIONS 5.4 INTERFACE REQUIREMENTS 5.4.1 INTERFACE SIGNALS 5.4.2 EXTERNAL CONNECTOR 5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REQULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT REGULATOR 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								
5.1 INTRODUCTION 5.2 OVERVIEW 5.3 SPECIFICATIONS 5.4 INTERFACE REQUIREMENTS 5.4.1 INTERFACE SIGNALS 5.4.2 EXTERNAL CONNECTOR 5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5 FUNCTIONAL THEORY OF OPERATION 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT REGULATOR 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								
5.1 INTRODUCTION 5.2 OVERVIEW 5.3 SPECIFICATIONS 5.4 INTERFACE REQUIREMENTS 5.4.1 INTERFACE SIGNALS 5.4.2 EXTERNAL CONNECTOR 5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5 FUNCTIONAL THEORY OF OPERATION 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT REGULATOR 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								
5.2 OVERVIEW 5.3 SPECIFICATIONS 5.4 INTERFACE REQUIREMENTS 5.4.1 INTERFACE SIGNALS 5.4.2 EXTERNAL CONNECTOR 5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT REGULATOR 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								. 5-1
5.3 SPECIFICATIONS 5.4 INTERFACE REQUIREMENTS 5.4.1 INTERFACE SIGNALS 5.4.2 EXTERNAL CONNECTOR 5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5 FUNCTIONAL THEORY OF OPERATION 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORNAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT REGULATOR 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								_
5.4 INTERFACE REQUIREMENTS 5.4.1 INTERFACE SIGNALS 5.4.2 EXTERNAL CONNECTOR 5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5 FUNCTIONAL THEORY OF OPERATION 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								
5.4.1 INTERFACE SIGNALS 5.4.2 EXTERNAL CONNECTOR 5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5.4 CENTRAL PROCESSOR UNIT INTERFACE 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE	• •	•		•	•	•	•	. 5-5
5.4.2 EXTERNAL CONNECTOR 5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5 FUNCTIONAL THEORY OF OPERATION 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORNAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								5-5
5.4.3 REMOTE/OFF/ON SWITCH 5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5 FUNCTIONAL THEORY OF OPERATION 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE				•	•	•		. 5-5
5.4.4 AUDIO ALARM 5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5.1 FUNCTIONAL THEORY OF OPERATION 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE				•	•	•		5-5
5.4.5 POWER SUPPLY INTERFACE 5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5 FUNCTIONAL THEORY OF OPERATION 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								. 5-6
5.4.6 CENTRAL PROCESSOR UNIT INTERFACE 5.5 FUNCTIONAL THEORY OF OPERATION 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								5-6
5.5 FUNCTIONAL THEORY OF OPERATION 5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE		-	-	-	-	_	_	5-6
5.5.1 BATTERY CHARGER 5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE						•	•	. 5-7
5.5.2 VOLTAGE REGULATORS 5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE						•	•	. 5-7
5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT) 5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								
5.5.4 -12 VOLTS 5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								
5.6 THEORY OF OPERATION 5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								
5.6.1 BATTERY CHARGER 5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								
5.6.2 +5 VOLT REGULATOR 5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE							•	5-9
5.6.3 +12 VOLT REGULATOR 5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE						•		5-9
5.6.4 -12 VOLT OUTPUT 5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE						•	•	
5.6.5 RELAY LOGIC 5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								
5.6.6 CONTROL SEQUENCE LOGIC 5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS 5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								
5.6.7 AUDIO ALARM/MLOST SIGNAL 5.7 PARTS LOCATIONS								
5.7 PARTS LOCATIONS	• •	•		•	•	•		5-12 5-12
5.8 PARTS LIST 6 BACKPLANE 6.1 INTRODUCTION 6.2 OVERVIEW 6.2.1 SYSTEM ENVIRONMENT OVERVIEW 6.2.2 INTERNAL SPECIFICATIONS OVERVIEW 6.2.3 BACKPLANE INTERFACE HARDWARE								
6 BACKPLANE 6.1 INTRODUCTION		_		-	_	-	-	
6.1 INTRODUCTION	• •	•	•	•	•	•	•	, , , , ,
6.2 OVERVIEW								
6.2.1 SYSTEM ENVIRONMENT OVERVIEW	• •	•	•	•	•	•	•	6-1
6.2.2 INTERNAL SPECIFICATIONS OVERVIEW	• •	•	•	•	•	•	•	6-3
6.2.3 BACKPLANE INTERFACE HARDWARE	• •	•	•	•	•	•	•	6-3
	• •	•	•	•	•	•	•	6-5
	• •	•	•	•	•	•	•	6-9
6.2.3.1 Processor Interface	• •	•	, ,	•	•	•	•	6-9
6.2.3.2 Memory Interface		•	•	•	•	•	•	6-9
6.2.3.3 I/O Master Interface	• •	•	•	•	•	•	•	6-9
6.2.3.4 Passive Interfaces		•	• •	•	•	•	•	6-9
6.3 SPECIFICATIONS	• •	•	• •	•	•	•	٠	6-10
6.3.1 GENERAL HARDWARE SPECIFICATIONS	• •			•	•	•	٠	6-10
6.3.2 POWER SUPPLY INTERCONNECT	• • •	•	•					6-10
0.3.3 CARD SUCKET INTERCUNNECTS	• •	•	,	•	•	•		

		6.3.	4.1	DC L	oadi	ng	•		•			•	•	•		•	•	•	•	•			•	6-12
		6.3.		Actua	al W	ors	t C	ase	Lo	ad:	ine											•	•	6-15
		6.3.		AC L	nadi	no	•		•	•												•	•	6-16
			4.4	Data	Bus		•		•			•	•											6-16
			4.5	A11 (Dub O+bo	rT	ino			•				•			_	_	_	_		_		6-16
	6.4	T NTT TI	FACE RI	CTITO	D'ME N	יייכ	1110		•	•	• •	•	·	•		•	•	•	•	•		_		6-16
	0.4		MEMORY	EQUIR.	ecc eren	DD U	т ТОС	· · ·	•	•	• •	•	•	•	•	•	•	•	•	•	•	•	•	6-18
		6.4.1	MEMORY	I ACC	DOII V	PRU PE	TIM	TNC	•	•	• •	•	•	•	• •	•	•	•	•	•	•	•		6-19
		6.4.2 6.4.3	INTER	I HAN. RUPT	PROT	,000 7VE	Γ_{TL}	IING	•	•	•	•	•	•		•	•	•	•	•			•	6-19
		6.4.4	INTER	RUPT	T.ATF	:NCY																		6-23
		6.4.5	REMOT	E MEM	ORY	ACC	ESS	} .																6-23
		6.4.6	EXPAN	DED M	EMO F	RY A	CCE	SS	•				•				•	•	•			•		6-23
		6.4.7	I/O T	RANSE	ER F	ROT	'OCC)T																6-24
		6.4.8	I/O I	NCTRII	CTTC	N F	YEC	יייות. דייות	ON	•							•							6-24
		6.4.9	SLAVE	MODE	TRA	NSF	ERS	3	•	•	•		•	•			•	•	•	•	•	•	•	6-25
	6.5		LTIMI	NG SP	ECTE	TCA	TTC	NS																6-28
	0.5	6.5.1	DUAL-	SPEED	CT.C)CK	REF	ERE	NCF	is.														6-32
		6.5.2	INTER	ACTIV	ויי ק	IMT N	IG F	EX AM	PI.F	is				•	•			•						6-33
	6.6	CTCNIAI	L DEFI	NITTIO	NS I								•	•	•									6-61
	6.7	DYDLC	LOCAT	TONS	110		•		•	•			•		•			•	•					6-81
	6.8	PARTS	LIST	1000	• •	• •	•	• •	•	•	•		•				•		•			•		6-81
	0.0	IIIII	птот	• •	•																			
7	POI	NT-OF-LO	AD REG	ULATO	R																			
	7.1	INTRO	DUCTIO	N .					•		•		•	•	•		•		•	•	•	•	•	7-1
	7.2	SPECT	FICATI	ONS																				7-1
	7.3	THEOR	Y OF O	PERAT	'ION	•			•		•													7-2
	7.4	PARTS	LOCAT	'IONS									•					•	•		•		•	7-2
	7.5		LIST																					7-2
	, • 5	IIIII	DIOI		•			•		-	-													
8 .	EXT	ENDED ME																						
	8.1	TNTRO	DUCTIO	N .														•	•	•	•	•		8-1
	8.2		IEW .												•			•	•	•	•	•		8-1
	•••	8.2.1	SYSTE	M ENV	IRO	NME	TV						•	•	•			•	•	•		•	•	8-1
		8.2.2	BASIC																					8-3
		8.2.3	BASIC	MAP	CON'	TROI	L O	PERA	TI	ONS	3					•			•				•	8-4
		8.2.4	POWER	REOU	JIRE	MEN'	rs			•	•				•			•		•		•		8-5
		8.2.5		SUPF																				8-5
		8.2.6	PARIT	Y •	• •	•		•		•	•		•		•				•	•		•	•	8-6
	8.3	FUNCT	IONAL	THEOF	RY O	F OI	PER	ATIC	NC					•	•				•		•	•	•	8-7
		8.3.1	BACKE	PLANE	INT	ERF	ACE																	8-7
		8.3.2	MEMOR	 ₹7 TTN	IT NG	ANI	D C	ONTE	ROT.	Τ.0	OGT	c.												8-11
		8.3.3	MEMOR	RY REF	RES	H I.	OGI	С.		•					•	•								8-12
		8.3.4	MEMOR	RY MAE	PIN	ദവ	PER	ΔΤΤ <i>(</i>)N															8-13
		8.3.5	MAPPI	נאפ כנ) NTR	OI	1.0G	TC	• •										•	•	•		•	8-17
		8.3.6	FRONT	TPT.ANT	E CT	CNA	LS		. •	-				-	•			, ,	•		•			8-17
		8.3.7	ARRAV	BOA!	ט מצ בסר	ONT	ROT.	ANI	т	_ ™1	I NG	I.0	GI	СŌ	•	•	•		•	•	•		•	8-20
	8.4		LED TH	TEUBA	ᅂ	OPF	RAT	TON				`		_					_					8-20
	0 • 4	8.4.1	MEMOI	RY CON	NTRO	L I.	OGT	Ċ.		•	•	•		•	•	•	•			•	•	•	•	8-2
		8.4.2																						
		8.4.3	MAPP	ING CO	ONTR	OL	$\Gamma 0$ C	ĬC		•	•	•		•	•	•			•	•	•	•	•	8-2
		8.4	.3.1	INS	TRUC	TIO	N R	ECO	GNI	TI	ON	LO	GIC	•	•	•	•			•	•			8-2

		8.4	.3.2	MAP P	INC	C	TNC	RO	L 9	STA	TE	M	ACI	III	NES	3	•	•	•	•	•		•	•	•	•	8-28
		8.4	.3.3	ADDR	ESS	S PA	ATH	E	NAI	3LE	L	OG	IC	•		•	•	•	•	•	•			•	•	•	8-3
		8.4.4	ARRAY	CARD	CC	NTI	ROL	L	OG 3	[C	•	•	•	•	•	•	•	•	•	•	•		•	•	•	•	8-33
		8.4.5																									
		PARTS																									
	8.6	PARTS	LISTS	• •		•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	8-34
A	SELF	TEST,	LOADER,	, AND	VC	P 1	PRO	GR.	AMS	5																	
В	APPL	ICATION	INFORM	MATIC	N F	OR	25	KI	łz	PO	WE	R															

+	+-			+
	1			1
HP 1000 L-SERIES COMPUTER	1	SECTION	I	1
i	1			1
+	+			+

1.1 INTRODUCTION

The HP 1000 L-Series Computer and Computer System are low-cost versions of the HP 1000 Computer family and, as such, are designed to deliver full minicomputer power to a variety of cost-critical applications.

1.2 PHYSICAL DESCRIPTION

The L-Series computer hardware is available as printed circuit boards, computer units (boxes containing several printed circuit boards), and computer systems (boxes containing several printed circuit boards plus peripheral devices). This document is intended to assist you in arranging any of the L-Series combinations into unique, special-purpose computing systems.

Figure 1-1 illustrates L-Series boards, computers, and systems. Figure 1-2 contains a block diagram of the HP 1000 L-Series Computer.

1.3 ELECTRICAL DESCRIPTION

The L-Series computer architecture is based on a "distributed intelligence" design using two custom silicon-on-sapphire (SOS) integrated circuit (IC) chips. The central processor unit (CPU) chip can execute most of the HP 1000 Computer Series instruction set (see the L-Series Computer Reference Manual, part no. 02103-90007). The CPU chip, in conjunction with other logic on the processor card, performs several system-level functions including memory protect, power fail/auto restart, time-base generation, parity error interrupt, and extensive self-tests.




Figure 1-1. HP 1000 L-Series Computers (Sheet 1 of 2)




Figure 1-1. HP 1000 L-Series Computers (Sheet 2 of 2)




Figure 1-2. HP 1000 L-Series Computer Block Diagram

All I/O instructions referencing select codes greater than octal 17 are executed by input/output processor (IOP) chips located on the individual I/O interface cards. A common backplane links the processor, memory, and I/O cards, allowing the IOP chips to monitor the flow of instructions over the backplane. They can, however, execute only those instructions that apply to I/O.

Because each I/O card is capable of operating independently of the processor, the L-Series can perform direct memory access (DMA) I/O transfers very efficiently. During DMA, an I/O card interacts with the processor card only on DMA initiation and completion; otherwise, the entire high-speed transfer is handled by the I/O card, leaving the processor card free to perform other tasks. This results in significant gains in overall system throughput.

1.4 SYSTEM SUPPORT FEATURES

1.4.1 VIRTUAL CONTROL PANEL

The Virtual Control Panel (VCP) is an interactive program located in a ROM (the VCP ROM) on the processor card. Because the L-Series does not have a conventional front panel, the VCP provides the capability of allowing a peripheral device, such as a terminal, to function as a virtual control panel (via an I/O interface card). In addition, when the L-Series is operating as an unattended, terminal-less node in a multi-computer network, a remote computer can function as a virtual control panel (again, via an I/O interface card).

The virtual control panel makes use of the L-Series slave mode feature. That is, the processor card is in slave mode when a device is operating as a virtual control panel.

The VCP program allows the peripheral device or remote computer to control execution of a program, access processor registers (A, B, P, etc.), examine or change memory, and then convey this information back to the remote device.

Slave, or VCP mode, can be entered in any one of three ways:

- a. After power up, when the boot loading program is directed to the VCP ROM in lieu of a boot routine.
- b. When an interface card requests slave mode.

- c. Certain instructions can cause slave mode to be entered, as follows:
 - 1) A HALT instruction causes an I/O interface card to do a Slave Request.
 - 2) A CLC 3 instruction causes a Slave Request after four instructions are executed. The CLC 3 instruction is used by the VCP program to allow an operator (using the device connected to the I/O interface card) to single step through instructions.

The VCP ROM code is listed in Appendix A.

1.4.2 SELF-TEST CAPABILITY

The L-Series contains built-in self-test capability. Each time power comes up, the CPU chip, in conjunction with the processor card, executes a sequence that applies all possible combinations to the address bus, reads the address lines onto the data lines, reads the data lines back into the processor, and checks this input data against what was sent out. Any errors cause the processor to freeze, with the processor status lights indicating that the self-test has failed. The processor freeze is necessary because any failure of the data or address bus will prevent the computer from operating correctly, and thus must be repaired immediately.

Upon completion of the loop-back portion of the self-test built into the CPU chip, control is passed to the VCP ROMs, which contain the remainder of the self-test. Memory, all installed I/O interfaces, and much of the processor card circuitry is given a basic functional check.

The self-test procedure provides a reasonable probability that the minimum set of capabilities necessary to run a system is present when the system is booted in.

See the following manuals for a complete description of the self-test feature:

HP 1000 L-Series Computer System Installation and Service Manual, part number 02145-90003. (This manual covers the complete L-Series system, including peripheral devices.)

HP 1000 L-Series Computer Installation and Service Manual, part number 02103-90001. (This manual covers the L-Series computer only, excluding the peripheral devices.)

A listing of the self-test program contained in the ROMs on the processor card is given in Appendix A_{\bullet}

1.5 L-SERIES CARDS

The following information is of interest to customers who purchase L-Series cards. These customers will need to provide voltage, current, and ventilation as specified in the following paragraphs. Backplane information covering such items as connector pinouts, card cage layouts, and card cage assembly drawings is included in Section VI of this document.

1.5.1 POWER REQUIREMENTS

NOTE

Power requirements for I/O interface cards (Parallel Interface, Asynchronous Serial Interface, etc.) are provided in individual manuals covering these cards.

CARD	VOLTAGE	CURR	ENT	<u>P0</u>	WER
		STANDBY	OPERATING	STANDBY	OPERATING
Processor Card	+5V	OmA	2962mA	OW	14.81W
	+5M	250mA	250mA	1.28W	1.28W
	+1 2V	OmA	36mA	OW	•43W
Memory, 12002A	+5V	0	2.4A	0	12.4W
• •	+5M	420mA	630mA	2.1W	3.2W
Memory, 12002B	+ 5V	0	2.4A	0	12.4W
,,	+5M	620mA	1.0A	3.2W	5.1W
Memory Array, 12003A	+5V	0	900mA	0	4.6W
	+5M	260mA	500mA	1.3W	2.3W
Memory, 12004A	+ 5V	OmA	1300mA	OW	6.50W
• •	+5M	757mA	757mA	3.79W	3.79W
	+1 2M	48mA	273mA	0.58W	3.28W
	-1 2M	20mA	20mA	0.24W	0.24W

REQUIRED REGULATION

+5 VOLTS +/- 0.25 VOLT (5%)

+12 VOLTS +/- 0.60 VOLT (5%)

-12 VOLTS +/- 1.2 VOLT (10%)

REGULATION SUPPLIED BY 12035A

DC voltages, Tolerances, and Periodic and Random Deviation (No Load to Full Load):

```
+5 \text{ VOLTS} +/- 2\% 50\text{mV}, \text{nom.}, 300\text{mV}, \text{max}
```

+12 VOLTS +/-3% 100mV, max.

-12 VOLTS +/-6% 100 mV, max.

If memory is to be sustained during power failure, the "M" (memory) voltages must be isolated from the processor and I/O voltages. If this feature is not desired, the +5M, +12M, and -12M may be common with the +5V, +12V, and -12V, respectively.

Additional power requirement information may be obtained from the HP 1000 L-Series Product Data Book. The current edition of the data book can be obtained from your local Hewlett-Packard Sales and Service Office.

NOTE

The current requirements for planned additions to your computer should be considered when designing your power supply.

1.5.2 VENTILATION REQUIREMENTS

Air intake may be from either the left or right side of the card cage. Vents are provided in the sides of the various card cage assemblies for this purpose. See the appropriate assembly drawing in Section VI of this document for the type of card cage you are using.

Air flow requirements in cubic feet per minute (cfm) can be computed as follows:

cfm required = watts $x \cdot 0.22$

where 0.22 is a constant to provide the total cfm required so that the temperature rise should not exceed 10 degrees Celsius from ambient, and where maximum ambient is 55 degrees Celsius.

1.5.3 CARD CAGE AND BACKPLANE ASSEMBLIES

Information for assembling cards into the three card cages available with the HP 1000 L-Series is provided in Section VI of this document.

+		-+			-+
1		i			1
1	PROCESSOR CARD	l	SECTION	II	1
1		1			1
+		-+			-+

2.1 INTRODUCTON

The most important component on the processor card (figure 2-1) is a 64-pin silicon-on-sapphire (SOS) CMOS chip (CPU chip) that handles instruction execution, slave mode processing, and interrupt servicing functions. In this document, the terms "CPU chip" and "CPU" are used interchangeably and both terms refer to the CPU chip.

2.2 OVERVIEW

The CPU chip executes a major portion of the computer's instruction set pertaining to arithmetics and system control. The processor card also contains 4K of ROM firmware providing power up self-test, boot loader, and Virtual Control Panel (VCP) capabilities.

Four Field Programmable Logic Arrays (FPLA's) form the nucleus of a state machine which executes low select code I/O instructions and aids in handling interrupts.

Since the L-Series Computer is a synchronous machine, all of the clocks are generated on the processor card. The 40% duty cycle clocks are derived from a very stable crystal oscillator which doubles as an accurate time base for the time base generator.

Eight miniature LEDs are used to report operating or error status and eight switches allow easy selection of boot loaders and auto-restart options. Refer to the HP 1000 L-Series Computer Installation and Service Manual, part number 02103-90003 for a discussion of the LEDs and switches.

The balance of the processor card circuitry is composed of Schottky and low-power Schottky integrated circuits of the 7400 series TTL. These components are used to interface the CPU chip to the backplane and to the state machine on the processor card that handles the low select code I/O instructions.




Figure 2-1. Processor Card (12001-60001)

2.2.1 SYSTEM ENVIROMENT

The system environment of the HP 1000 L-Series Computer is shown in figure 2-2. Note that the memory card is located immediately above the processor card and that all I/O cards are placed below the processor in descending interrupt and DMA priority. The processor card may go in any card slot as long as these rules are preserved. Empty slots between cards are not permitted in order to guarantee interrupt and DMA priority. See Section VI, figure 6-3, for card slot priorities.

Once plugged into the backplane, the processor card needs no further connection or cabling.

2.3 PROCESSOR CARD FUNCTIONAL THEORY OF OPERATION

The following paragraphs contain a functional description of the processor card. A functional description of the CPU chip is presented starting with paragraph 2.4.

A functional block diagram of the processor card is shown in figure 2-3.

2.3.1 MEMORY ACCESSING

All memory requests from the processor card, except for an interrupt trap cell fetch, are initiated by the CPU chip. The memory request may access either RAM on the memory card or ROM on the processor card. Since DMA operations by the I/O cards and memory requests by the processor card use the same protocols, RAM on the memory card may be accessed by all I/O channels and the processor. However, the ROM on the processor card can be accessed only by the CPU chip.

Because of the distributed intelligence concept of the HP 1000 L-Series, the processor card and all I/O cards latch the instruction off the data bus during each instruction fetch. The CPU chip and the processor card are responsible for the execution of their instruction set and, likewise, each I/O interface card must perform the I/O instructions pertaining to it. In addition, remote processors may reside as part of the L-Series system and execute those instructions not recognized by the CPU chip, the processor card, or any I/O interface card.





Figure 2-2. Processor Card in Typical System Environment



Direct Memory Access (DMA) by the I/O cards is usually given higher priority than any memory access request from the CPU chip. If DMA is in process or pending, the processor card withholds the next CPU memory access until the current series of DMA is completed. The processor can momentarily suspend this hierarchy if the CPU chip was denied access to memory for thirty-two consecutive DMA memory accesses. This arrangement grants DMA nearly the full memory access bandwidth yet permits the processor to guarantee reasonable interrupt latency in DMA intensive environments.

When there are no active or pending DMA requests, the CPU initiates its memory request to the memory card. In a memory read transaction, the addressed data is returned at the end of the memory cycle. In the case of a memory write request, the data to be stored is sent tmemory card at the same time as the address at the start of the memory cycle. A memory read request is distinguished from a write request by the sense of the most significant bit (AB15) in the address sent to the memory card.

ROM on the processor card is accessed by the CPU chip in relatively the same fashion, except that the memory card has been disabled and the ROMs have been enabled under program control or by the appropriate control word to the CPU chip during a slave transfer. This CPU access to ROM has no effect on DMA since the memory card is disabled only during the time it takes the Ccontinue to access the memory card while the CPU is not in a memory cycle accessing ROM.

The A and B registers in the CPU chip are treated as physical memory locations 0 and 1, respectively, for instruction fetching. Any reference to those locations by the program counter is treated as an instruction fetch from the appropriate CPU chip register. When a program or DMA addresses the 0 or 1 memory location, it is addressing those memory locations and not the A or B register. Neither the program nor DMA should utilize these two memory locations since data stored there will be altered in the course of an instruction fetch from the A or B registers.

2.3.2 INTERRUPT PROCESSING

2.3.2.1 Interrupt Requests

There are two types of interrupt requests in the HP $1000\,$ L-Series Computer. System level interrupts may be generated by the processor card to handle system level problems such as power fail and parity error. I/O interrupts may be requested by the individual I/O cards to cause processing to service the needs of that I/O channel.

The processor card receives all system level and I/O interrupt requests and determines which interrupt will be serviced. Three basic levels of importance define the relative priority of interrupt requests. A level one interrupt request has no restrictions in obtaining interrupt service. Level two and three requests are collectively enabled/disabled by a STC/CLC 4, the interrupt

inhibit flag. Level three interrupt requests may be further enabled/disabled by a STF/CLF 1, the interrupt system flag. In addition, interrupt masks are available to mask off any or all of the level three interrupt requests. A hardware signal from the CPU chip called Temporarily Disable Interrupt will cause one of the level two and all level three requests from interrupting following certain instructions and slave mode transfers.

The interrupt system flag is set/cleared with the STF/CLF l instruction, and affects level three interrupt requests. When the flag is set, the Time Base Generator (TBG) and any unmasked I/O interrupt request will receive service. The interrupt system flag allows the programmer to prevent TBG and I/O interrupts from interfering with selected portions of a program. This flag is cleared on power-up and in response to a CLC O instruction.

The Temporarily Disable Interrupt (TDI-) signal is utilized to resolve complications that would arise if an interrupt occured while executing an indirect jump instruction. For the next instruction cycle following a jump, indirect (JMP,I); a jump to subroutine, indirect (JSB,I); an I/O group instruction; or enabling the bootstrap ROMs in slave mode processing; the processor will hold off the power fail interrupt request and all level three requests. Up to three levels of indirect jumps will keep these requests disabled. The power fail interrupt request is included in this group to simplify the power fail, auto-restart routine because it would not be necessary to save the status of an incomplete indirect jump sequence. The TDI- signal is asserted at power-up and de-asserted after the first instruction fetch unless that instruction falls into one of the above classifications.

The interrupt inhibit flag can disable all but the two highest priority interrupt requests: parity error and unimplemented instruction. The flag can be set/cleared by STC/CLC 4 in software. This feature can be used to prevent level two and three interrupt requests from delaying the preservation of system status in the event of power-down or from confusing system status restoration during power-up. The interrupt inhibit flag is automatically cleared on power-up. Typically, the flag should be set upon entering a power-up routine during auto-restart or at the start of a power-down routine at power fail. In addition, the interrupt inhibit flag should be set at the beginning of any interrupt service routine and not cleared until the central interrupt register has been recovered. Entry into the power-down routine via a power fail interrupt causes the interrupt inhibit flag to be set.

There are six system level interrupt requests. In order of priority, they are:

- a. Parity error.
- b. Unimplemented instruction.
- Memory protect.
- d. Special interrupt.

- e. Power fail.
- f. Time base generator.

There can be as many I/0 interrupt requests as there are I/0 interface cards in the system since each I/0 card has interrupt capability. The priority of I/0 interrupt requests among the I/0 cards is a function of the card's physical placement from the processor; the closest card has the highest priority and cards below it have descending priority independent of the select codes assigned. I/0 interrupt requests have lower priority than TBG and both are maskable.

A parity error interrupt request occurs when the memory card signals a parity error during a processor memory access if the parity system had been enabled. The parity system is enabled/disabled by a STC/CLC 5 command in software. The current sense of parity is made even/odd by STF/CLF 5 and the default at power-up is odd parity. Parity error takes precedence over other system level problems because incorrect data reaching the CPU chip may be construed erroneously as an unimplemented instruction or a memory protect violation. Therefore, any parity error occuring during a processor access to memory is considered catastrophic and is serviced immediately.

An unimplemented instruction interrupt request is made when the CPU chip signals that the last instruction fetched was not recognized by the chip or by any other system card. This interrupt provides a straightforward entry to software routines for the execution of instruction codes not recognized by the computer hardware. This request must receive immediate service in order to recover the instruction code that caused it. The unimplemented instruction interrupt is never inhibited and concedes priority only to a parity error.

A memory protect interrupt request is made when the CPU chip signals that the last instruction fetched has violated the memory protection rules while memory protect is enabled. The memory protect feature is enabled with a STC 7 instruction and an OTA/B 7 is used to load the memory protect fence from the A or B register. All memory locations below the fence address are considered protected and can not be written into. I/O instructions are also affected. Any I/O instruction except those referring to select code I but not including HALT I, will trigger a memory protect interrupt request if memory protect is enabled. This will insure that a user program will not interfere with the operating system's handling of I/O. The memory protect interrupt request can only be inhibited by the interrupt inhibit flag.

A special interrupt request is a user-defined high priority interrupt request from either the backplane or the frontplane. This is the only general purpose system level interrupt whose application is assigned by the user. This interrupt request has lower priority than memory protect and can only be inhibited by the interrupt inhibit flag.

A power fail interrupt request is made after the power supply has signalled a power fail warning. This warning indicates that line power has been cut off and that regulated power will soon be lost. The power fail interrupt request

may be denied by either the interrupt inhibit flag or a temporary interrupt disable.

A time base generator (TBG) interrupt request is initiated every ten milliseconds to update any real time clocks in software. The TBG signal originates from the CPU chip and is accurate to within 4.3 seconds per day. This level three interrupt is maskable and requires the interrupt system to be enabled, that interrupts not be temporarily disabled, and that level two and three interrupts are not inhibited.

I/O interrupt requests come from the I/O interface cards. Collectively, these requests may be inhibited by the same signals which inhibit TBG interrupt requests. TBG commands higher priority than I/O requests when both request interrupt service. The interrupt mask is used to disable I/O requests by select code groups.

The following chart shows pictorially the relative priority and the qualifiers required by each interrupt request.

level l parity error during a CPU memory access unimplemented instruction

2.3.2.2 Interrupt Service

An interrupt is acknowledged by fetching an instruction from the memory location whose address matches the select code of the interrupt requestor. Service of simultaneous interrupt requests is accomplished on a priority basis. The highest priority system level interrupts are serviced first, before any I/O interrupts, which are serviced according to their location from the processor (see Section VI, figure 6-3 for an illustration of slot priority).

The CPU chip handles interrupts on a generalized basis without knowing which request it is servicing. The processor card receives all requests but only informs the CPU chip that there is an interrupt pending. At the end of the current instruction execution, the CPU will acknowledge the interrupt. All of

the normal protocols used for an instruction fetch are used except that the instruction address and MEMGO- are driven by the highest priority requesting device instead of the CPU. The processor card is responsible for providing the vector address if a system level interrupt is being serviced. Service of an I/O interrupt is accomplished by the requesting I/O card when it drives its select code onto the address bus as the vector address.

Interrupt servicing on the HP 1000 L-Series is performed by executing an instruction located in the trap cell accessed by the vector address. The vector address is the address at which interrupt servicing begins. System level interrupts are associated with vector addresses 4 through 17 octal while vector addresses 20 to 77 octal are reserved for all possible I/O card select codes. Therefore, the vector address is equivalent to the select code assigned to that I/O channel. The trap cell is the first instruction of each interrupt service routine and is stored in the vector address locations. A JSB instruction is normally found in the trap cells to cause program execution to branch to the appropriate service routine and then to return to the original program at the completion of the subroutine.

An I/O state machine on the processor card handles interrupts associated with I/O select codes and vector addresses 4, 5, 6, 7, 10, and 17. These are the power fail, parity error, time base generator, memory protect violation, unimplemented instruction, and special interrupts, respectively. For example, suppose the CPU chip detects the presence of an unimplemented instruction and informs the processor that such a condition exists. The state machine qualifies this as a valid interrupt request and asks the CPU chip for an interrupt. The CPU will acknowledge the interrupt and proceed to do an instruction fetch minus the instruction address and a MEMGO-. The I/O state machine will supply the vector address 10 octal and the MEMGO- to start the interrupt service with the instruction at that address.

An interrupt handled by the I/O interface cards begins with an interrupt request. The highest priority I/O request waits until it receives an interrupt acknowledge signal (IAK-) simultaneously with a deasserted ICHOD- on the backplane. ICHOD- is the interrupt chain disable output of the next higher priority interrupting device. Since all system level interrupts have priority over I/O interrupts, ICHOD- is deasserted by the processor card when there are no system level interrupt requests pending. The authorized I/O card will put its select code on the address bus as the vector address and begin the memory cycle with a MEMGO-.

The interrupt acknowledge signal IAK- normally occurs at the end of the current instruction cycle and before the next instruction fetch. Only in the case of an unimplemented instruction or a memory protect violation will the CPU chip behave differently. An unimplemented instruction has an instruction cycle which can not be completed, so the CPU chip will report that status to the processor and wait for an interrupt request. For an instruction which causes a memory protect violation, the CPU chip must immediately inform the processor that there is a violation. The processor will block any CPU attempts to write to memory during the current instruction cycle by converting

all memory writes to memory reads. This insures that no memory locations below the memory protect fence are destroyed before the interrupt is serviced. If the violation was due to the presence of an I/O instruction when memory protect is enabled, the instruction is not executed before the interrupt is serviced.

Interrupt latency is the time between the interrupt request and its acknowledgement. This time is normally less than the time it takes to execute the current instruction but may be lengthened by concurrent DMA intervention on the backplane. Since DMA has priority over the processor for memory accesses, any interrupt acknowledgement will also be delayed until current DMA is completed. Depending on DMA utilization of the backplane, interrupt latency can vary from microseconds (typical) to nearly a millisecond during complete DMA monopolization of the backplane. For applications where short latency times are desirable, DMA should be suspended or operated at lower transfer rates.

2.3.3 I/O PROCESSING

2.3.3.1 I/O Accessing

Most of the I/O group instructions are executed by the processor card I/O state machine or by the IOP chip on the interface cards. Instructions such as STC/CLC and STF/CLF can be executed by the appropriate interface card without interaction with the CPU chip. Other I/O instructions such as SFS/SFC, LIA/B, MIA/B, and OTA/B do affect the operation of the CPU and hence require a set of I/O protocols to handle this situation. A third set of I/O instructions involving the overflow bit in the CPU chip is executed solely by the CPU without involving the IOP chip.

I/O accessing to the appropriate I/O channel is made by select code. Select codes 20 to 77 octal are the valid codes for the interface cards. All lower select codes, 0 through 17 octal, are reserved for system level I/O processing, which includes the enable/disable interrupt system and output to the status register instructions. These low select code I/O instructions are generally handled by the processor I/O state machine or by the CPU chip.

Interaction between the various processors in the HP 1000 L-Series is facilitated by I/O handshakes. This effectively places the CPU chip into slave mode so that its internal registers may be read or altered by the I/O executor to accomplish the execution of the instruction. A single handshake is required for the I/O executor to inform the CPU chip to increment the program counter if the conditional skip is true. A double handshake is necessary if any data is passed into or out of the CPU. The first handshake passes a control word to the CPU chip to tell it how to process the data transfer which takes place during the second handshake. This allows the A or B registers to be loaded from or merged with an I/O buffer, or to be copied into an I/O buffer.

Suppose that an I/O interface card with select code 27 receives a SFS 27 instruction and that its flag had been previously set. That I/O card asserts IORQ- as soon as it has recognized the instruction and determined that the conditional skip is true. The CPU will eventually respond with an IOGO-assertion to affirm that it has received the I/O handshake request. The I/O card will de-assert IORQ- to signal that the control word will be available on the data bus on the second rising edge of SCLK-. That control word will contain the command to cause the CPU chip to increment the program counter again. The program counter is always incremented at the end of an instruction fetch to point to the next instruction; incrementing it once more during a conditional skip will effectively cause execution to pass over the next instruction.

If an LIA 27 instruction has appeared on the backplane, the affected I/O interface card will assert IORQ- and wait for IOGO- also. Upon releasing IORQ-, it informs the CPU that the next I/O handshake will require information on the data bus to be loaded into the A register. IORQ- is asserted again one state after its previous de-assertion to begin the second half of the double handshake. After the re-assertion of IOGO- to the second IORQ-, the interface card puts the data word on the backplane data bus. The CPU loads the A register with this data on the second rising edge of SCLK- after the de-assertion of the second IORQ-. Operation of the LIB, MIA/B, or OTA/B instructions is similar, except for the direction or destination of the data flow.

Like processor accesses to memory, the completion of an I/O handshake is subject to DMA action on the backplane. DMA is automatically suspended for an instruction fetch but may be resumed thereafter by I/O cards unaffected by the instruction. The affected I/O card will issue an IORQ- but the processor will be unable to respond with an IOGO- until all pending DMA is completed. At that time, the assertion of IOGO- will suspend DMA until the end of the current I/O access.

2.3.3.2 Processor Card I/O Functions

Six program-accessible registers are resident on the processor card:

- a. An input status register which provides information about which boot loader was selected by the processor card switches, the status of memory power, and the status of interrupt mask bit one. An LIA/B l or MIA/B l is used to load or merge the contents of the input status register into the A or B register.
- b. An output status register which drives seven of the processor card's eight status LEDs and a bank switching bit that selects which IK of processor card ROM is in use. For processors equipped with 32K ROMs, an additional bank switching bit is provided in the output status register to account for the extra ROM addressing bit. An OTA/B I will place the contents of the A or B register into the output status register.

- c. A parity error register which records the address of any word read with a parity error. This register stores the address of every memory read initiated by the processor and holds the address when a parity error is signalled. The register may also be written to by an OTA/B 5 and read from via an LIA/B 5 or MIA/B 5.
- d. A memory protect violation register which records the address of the instruction that violated the memory protect rules. This register also stores the address of every instruction fetch and freezes that information when a memory protect violation occurs. Data may be placed into this register in software by an OTA 7,C or an OTB 7,C. Note that OTA/B 7 without the clear bit, writes to the memory protect fence and not to the violation register. LIA 7,C; LIB 7,C; MIA 7,C; MIB 7,C are used to read from the memory protect violation register.
- e. A central interrupt register which records the select code of the interrupt most recently serviced. This register can also be loaded by OTA/B 4 and read by LIA/B 4 or MIA/B 4 in software.
- f. An interrupt mask register which stores interrupt mask bit one which controls time base generator interrupts. Other bits of the interrupt mask register are on the I/O interface cards. This register is loaded by OTA/B O and read by LIA/B O or MIA/B O in software.

These registers allow many of the system features of the HP 1000 to be included as part of the processor rather than having them occupy separate I/O cards.

Several system level flags are maintained on the processor card:

- a. The interrupt system flag, when cleared, prohibits level three (time base generator and I/O) interrupts.
- b. The interrupt inhibit flag, when cleared, prohibits level two and three (priority, memory protect, power-fail, time base generator, and I/0) interrupts.
- c. The global register flag, when cleared, enables the use of the the global register on the I/O interface cards.
- d. The parity sense flag, when cleared, informs the memory card to use odd parity.
- e. The parity system flag, when set, enables parity interrupts.
- f. The time base generator flag, when set, indicates that 10 msec have elapsed since the last time base tick.

At power-up, the interrupt system, parity sense, parity system, and the time base generator flags are cleared while interrupt inhibit and the global register flags are automatically set.

The processor card registers may be accessed and the system level flags may be modified in software. The commands used are basically the low select code (0-7) I/O group instructions. The processor card I/O state machine utilizes the same protocols used by the I/O interface cards to handshake with the CPU chip. Table 2-1 lists the I/O instructions executed by the processor card.

Table 2-1. Processor Card Instructions

+	+
INSTRUCTION	FUNCTION !
· 	
CLC 0 (Clear Control 0)	Causes system reset (CRS-)
STF/CLF 0 (Set/Clear Flag 0)	Turn interrupt system on/off
SFS/SFC 0 (Skip if Flag Set/Clear 0)	Skip the next instruction if the interrupt system is on/off
OTA/B 0 (Output A/B 0)	Output the A or B register to the interrupt mask register
+	
LIA/B 1 (Load Into A/B 1)	Load the A or B register with the contents of the input status register
MIA/B l (Merge Into A/B l) 	Merge the A or B register with the contents of the input status register
OTA/B 1 (Output A/B 1)	Output the A or B register to the output status register
	·
STF/CLF 2 (Set/Clear Flag 2)	Disable/enable the global register
SFS/SFC 2 (Skip if Flag Set/Clear 2)	Skip the next instruction if the global register is disabled/enabled
OTA/B 2 (Output A/B 2)	Output the A or B register to the global register
	++
STC/CLC 4 (Set/Clear Control 4)	Set/Clear interrupt inhibit flag
SFS/SFC 4 (Skip if Flag Set/Clear 4)	Skip the next instruction if the power is up/going down
LIA/B 4 (Load Into A/B 4)	Load the A or B register with the contents of the central interrupt register
•	•

Table 2-1. Processor Card Instructions (Continued)

+	++
INSTRUCTION	FUNCTION
MIA/B 4 (Merge Into A/B 4)	Merge the A or B register with the contents of the central interrupt register
OTA/B 4 (Output A/B 4)	Output the A or B register to the central interrupt register
STC/CLC 5 (Set/Clear Control 5)	 Enable/disable parity interrupts
STF/CLF 5 (Set/Clear Flag 5)	Generate and detect even/odd parity
SFS/SFC 5 (Skip if Flag Set/Clear 5) 	Skip the next instruction if even/odd parity is being generated and detected
LIA/B 5 (Load Into A/B 5) 	Load the A or B register with the contents of the parity error register
MIA/B 5 (Merge Into A/B 5) 	Merge the A or B register with the contents of the parity error register
OTA/B 5 (Output A/B 5)	Output the A or B register to the parity error register
+	Clear any pending time base generator interrupt request (Also shuts off TBG in chip)
STF/CLF 6 (Set/Clear Flag 6)	Set/clear the time base generator flag
SFS/SFC 6 (Skip if Flag Set/Clear 6) 	Skip the next instruction if the time base generator flag is set/clear
+	Load the A or B register with the contents of the memory protect violation register

Table 2-1. Processor Card Instructions (Continued)

INSTRUCTION	FUNCTION
MIA/B 7,C (Merge Into A/B 7,C)	Merge the A or B register with the contents of the memory protect violation register
OTA/B 7,C (Output A/B 7,C)	Output the A or B register to the memory protect violation register
OTA/B 7 (Output A/B 7)	Output the A or B register to the memory protect fence

2.4 CPU CHIP FUNCTIONAL THEORY OF OPERATION

The CPU chip handles the majority of the computer's instruction execution duties and provides control signals for the processor card. The names, whether they are input to or output from the chip, and the functions of all chip signals are presented in table 2-2.

Table 2-2. CPU Chip Signal Definitions

B CLK+	(Input, high true)
FULL NAME:	CPU Clock
FUNCTION:	Master synchronizing clock for the CPU chip.

Table 2-2. CPU Chip Signal Definitions (Continued)

BTN- (Output, low true)

FULL NAME: Boot Enable

FUNCTION: Asserted to indicate that, for the current memory reference,

the CPU is accessing the ROM.

FCH- (Output, low true)

FULL NAME: Fetch

FUNCTION: Asserted to indicate that the current memory access is an

instruction fetch.

(IAO+) - (IA14+) (Output, high true)

FULL NAME: Internal Address bus 0 through 14

FUNCTION: A 15-bit bus used to transfer the address for all memory

transfers.

(IDO+) - (IDI5+) (Bidirectional, high true)

FULL NAME: Internal Data bus 0 through 15

FUNCTION: A 16-bit bus used to transfer data into or out of the CPU

chip.

IIAK+ (Output, high true)

FULL NAME: Internal Interrupt Acknowledge

FUNCTION: Asserted to indicate that the subsequent non-DMA memory access

is an instruction fetch in response to an interrupt.

IIOGO+ (Output, high true)

FULL NAME: Internal Handshake Request Acknowledge

FUNCTION: The I/O handshake request acknowledge signal generated by the

CPU.

Table 2-2. CPU Chip Signal Definitions (Continued)

IIORQ+	(Input, high true)			
FULL NAME:	Internal I/O Handshake Request			
FUNCTION:	I/O handshake signal asserted to indicate that the processor card or an interface card requires CPU chip service.			
I NT+	(Input, high true)			
FULL NAME:	Interrupt Request			
FUNCTION:	Asserted to signal that the processor should service an interrupt upon completion of the current instruction.			
100+	(Output, high true)			
FULL NAME:	I/O Group Instruction			
FUNCTION:	Asserted after an instruction fetch to signal that the instruction is in the I/O group and references select codes 0, 2, 4, 5, 6, 7, or HLT 01.			
IPON+	(Input, high true)			
FULL NAME:	Internal Power On			
FUNCTION:	Asserted when all system power voltages have reached their prescribed levels.			
мем+	(Output, high true)			
FULL NAME:	Memory Request			
FUNCTION:	Asserted to drive MEMGO- signal to indicate a memory request.			
MGO-	(Output, low true)			
FULL NAME:	Memory Go			
FUNCTION:	Asserted to signal that a memory cycle may begin.			

Table 2-2. CPU Chip Signal Definitions (Continued)

MND+	(Input, high true)
FULL NAME:	Memory End
FUNCTION:	When asserted, indicates that the memory cycle is complete.
MP F+	(Output, high true)
FULL NAME:	Memory Protect Enabled
FUNCTION:	Asserted to indicate that the memory protect system is enabled.
MP V+	(Output, high true)
FULL NAME:	Memory Protect Violation
FUNCTION:	Asserted to indicate that the current instruction is one that will cause a memory protect violation.
R EAD+	(Output, high true)
FULL NAME:	Memory Read
FUNCTION:	Asserted to indicate that the CPU is reading data from the internal data bus (IDB); otherwise, the CPU is driving the internal data bus.
SLK-	(Output, low true)
FULL NAME:	Slave Acknowledge
FUNCTION:	Asserted to acknowledge that the CPU has entered the slave mode.
SLV+	(Input, high true)
FULL NAME:	Slave Request
FUNCTION:	Driven by a SLAVE- signal from an I/O interface card which is requesting the CPU to enter the slave mode.

Table 2-2. CPU Chip Signal Definitions (Continued)

TBT+	(Output, high true)				
FULL NAME:	Time Base Generator Tick				
FUNCTION:	Asserted for one cycle of SCLK- to indicate that the time base generator circuitry has counted off 10 msec.				
TDI-	(Output, low true)				
FULL NAME:	Temporarily Disable Interrupts				
FUNCTION:	Asserted to indicate that certain interrupts should be held off.				
UIT+	(Output, high true)				
FULL NAME:	Unimplemented Instruction Trap				
FUNCTION:	Asserted to indicate an unimplemented instruction has been detected.				

2.4.1 QPU CHIP DATA PATHS

A simplified block diagram of the CPU chip is shown in figure 2-4. The basic operation of the chip is structured around five buses. Internal Bus 2 is the primary data bus and is connected to the external data bus (IDO+ through ID15+). This bus provides one set of 16 input lines to the Arithmetic Logic Unit (ALU). Bus 3 is the internal address bus and is connected to the external address pins (IAO+ through IA14+). Bus 4 provides the other set of 16 inputs to the ALU. The output of the ALU, which is examined by the status logic, feeds the T register and is shown on the diagram as the A bus; the output of the T register is shown as the T bus.

The buses are controlled by the signals shown in figure 2-4. All connections shown in the figure are actually bidirectional transmission gates (some, however, are used only in one direction). B23 connects Bus 2 to Bus 3; this transmission may occur in either direction. B34 performs a similar function for Bus 3 and Bus 4. BT2 and BT4 enable the T bus onto Bus 2 or Bus 4, respectively. R/W (Read/Write) indicates the direction of the data bus drivers. A l signifies that the data is driven from the external bus to the internal data bus (Bus 2) and a 0 signifies that the data is driven from the internal bus to the external data bus. The internal address bus (Bus 3) drivers are always enabled to drive the lower 15 bits of this bus onto the external address bus. The signal ZB2 forces zeros on all lines of the internal data bus Bus 2.




Figure 2-4. CPU Chip Functional Block Diagram

2.4.2 QPU CHIP REGISTERS

2.4.2.1 Instruction Register

The instruction, or I register, reads from and writes onto Bus 2. The I register is a 16-bit latch register which passes data on the signal LDI when the internal clock signal (INTCLK) is high. The four least significant bits of the I register (IR3 - IRO) form a down counter that counts when the signal CLKI is asserted. This 4-bit counter is used to keep track of the number of shifts in the double register shift operations and the number of iterations in the multiply and divide instructions. The I register is not accessible to the programmer.

All 16 bits of the I register go to the IR logic for instruction decoding. When the RDI signal is asserted, bit 15 (direct/indirect) and bits 0 through 9 (page address) of the I register are driven onto their respective bits of Bus 2, and IR10 is driven onto bits 10 through 14 of Bus 2. This allows the page offset in an MRG instruction to be ANDed with the page register (see next paragraph) to generate the effective memory reference address.

2.4.2.2 Page Register

The page register is a 5-bit D flip-flop register used to store the current page address. The five bits are from the program counter. This register is not accessible to the programmer.

In order to form the address desired by the instruction, it is necessary to merge the explicit page address (bits IR9 - IR0) with the page. This is accomplished by ANDing in the ALU, the page register contents and the address contained in the I register. For this reason, when the I register is read onto Bus 2, bit 10 (the bit that specifies zero or current page) is read onto Bus 2 bits 14 through 10 (which are the location of the page bits in the page register). If IR10 is a 1 (current page), the AND in the ALU results in a merge of the explicit and page address information. If IR10 is a 0 (page zero), the AND causes the page bits to be zeroed, resulting in an address which is on page zero.

The operations described above are demonstrated in figure 2-5.




Figure 2-5. ANDing the Page Register and I Register Contents

2.4.2.3 Control Word Register

The control word (CW) register is a 5-bit register that holds the CPU Control Word when the CPU is in slave mode. The CW register bits CWO through CW4 are loaded from Bus 2 bits 4 through 8, respectively. The CW register is not accessible to the programmer.

In a sense, the CW register is an auxiliary instruction register in that when the CPU is in slave mode, or has just decoded an I/O instruction, the CW register holds the word which specifies which of the I/O operations is to be executed. Additionally, the CW register indicates whether or not the CPU should do another cycle on completion of the current transfer.

Of the five bits in the CW register, four specify the current operation and one signifies looping. The register is loaded or cleared by the LDCW signal on the falling edge of INTCLK. The decision to load or clear depends on whether the signal IIORQ is asserted. If the CPU decodes an I/O instruction which requires interaction between, for example, an I/O card and the CPU, the requesting card generates the IIORQ signal (an I/O handshake signal) and the CW register is loaded. If the CPU decodes an I/O instruction which requires no interaction with the CPU (i.e., STF, CLF, etc.), no card asserts the IIORQ signal and the CW register is cleared.

All zeros in the CW register signify a NOP, no loop, and cause the CPU to fall through the $\rm I/O$ and slave processing states and continue execution.

2.4.2.4 A and B Registers

The A and B registers are the system accumulators. They are 16-bit, bidirectional shift registers which can perform four operations as follows:

LOAD (from Bus 2) SHIFT LEFT 1 SHIFT RIGHT 1 SHIFT LEFT 4

Coupled with the shift logic, these four operations can perform all the shift functions required for the L-series instruction set. The A and B registers also serve as operand/accumulator registers for multiply and divide.

The A and B registers are clocked at the end of the state time by the signals ACLK and BCLK. They are enabled onto bus Bus 2 by the signals RDA and RDB.

The A register may be addressed as memory location 00000 (octal) by any Memory Reference Group or Extended Arithmetic Group instruction; the B register may be addressed as memory location 00001 (octal) by any Memory Reference Group or Extended Arithmetic Group instruction.

2.4.2.5 Extend (E) Register

The extend (E) register is a 1-bit register used to link the A and B registers by rotate instructions or to indicate a carry from the most significant bit (bit 15) of the A and B registers by certain arithmetic instructions.

The E register may be set, cleared, complemented, and tested under program control, and may be accessed in slave mode as bit 11 of the status register.

2.4.2.6 Overflow (0) Register

The overflow (0) register is a 1-bit register used to indicate that an arithmetic instruction has caused the A and B registers (accumulators) to exceed the maximum positive or negative number which can be contained in these registers.

The O register may be set, cleared, and tested under program control, and may be accessed in slave mode as bit 6 of the status register.

2.4.2.7 T Register

The T register is a 16-bit temporary holding register connected to the output of the ALU. Because the A and B registers read from and write to the same bus (Bus 2), the results must be stored temporarily to allow the bus to be turned around. This is the function of the T register.

The contents of the T register can be enabled directly onto Bus 2 and indirectly onto Bus 3. Bit 15 of the T register may be examined by the state machine in order to determine status conditions or for making state branches.

The T register is not accessible to the programmer.

2.4.2.8 P Register

The P register is a 16-bit register that holds the program counter during instruction fetches and the memory address for all memory reference instructions. It also provides temporary storage for operands in multiply and divide. The P register is capable of being loaded from Bus 3 and of

incrementing by one. Operation of the register is controlled by the LDINC signal. When LDINC = 1, the P register will drive the bus on the rising edge of CLKP. When LDINC = 0, the register increments (the register is a synchronous counter).

Associated with the P register is logic which notifies the CPU control section when the P register points to the A or B registers. This is important because the handling of references to A and B as memory locations 0 and 1, respectively, are handled differently from references to other memory locations.

2.4.2.9 PSAVE Register

The PSAVE register is a 15-bit register that acts as temporary storage for the current contents of the P register when P is used for other purposes. For example, the P register holds the effective memory address yielded by an MRG when the fetch of the operand occurs and the PSAVE register holds the old P (i.e., the next instruction fetch address). The PSAVE register is a transparent latch register which is loaded directly from the P register and can drive its output onto Bus 3. Because the information that the PSAVE register stores is an address, when reading PSAVE a 0 is driven onto Bus 3, bit 15.

The PSAVE register is not accessible to the programmer.

2.4.2.10 Memory Protect Fence Register

The memory protect fence register is used to define the first word of unprotected memory in the L-Series computer system. All locations greater than or equal to the address stored in the fence are unprotected. The fence is loaded from the A register by the instruction OTA 7 (note that this is specifically not OTA 7,C).

In the L-Series computer system, the fence consists of the 16-bit memory protect fence register and a comparator which looks at the contents of the register and the data on Bus 3. If the address on the bus is less than the value in the register, the signal ADVIO is generated. This signal is clocked into a storage flip-flop (BADVIO) whenever the P register is loaded. Thus, the output of this flip-flop indicates whether or not the address value currently in the P register is one which could potentially cause a violation.

2.4.3 ARITHMETIC LOGIC UNIT

The Arithmetic Logic Unit (ALU) is 16 bits wide and performs all the logical and arithmetic operations necessary for instruction execution. Operations are specified by control bits provided by the control structure and are as follows:

Cl	C2	С3	C4	C 5	CE	FUNCT ION
1	0	0	Х	0	0	PASS 2 (Pass Bus 2)
0	0	1	0	0	0	PASS 4 (Pass Bus 4)
0	1	1	Х	0	0	NEGATE (Bus 4)
1	0	1	X	1	0	A ND
1	0	1	1	0	0	OR
1	0	1	0	0	0	XOR
1	0	1	0	0	1	ADD
1	1	1	0	0	1	SUBTRACT (Bus 2 - Bus 4)
0	0	1	0	0	1	INCREMENT (Bus 4)
1	1	0	0	0	1	DECREMENT (Bus 2)
0	1	1.	Х	0	1	COMPLEMENT (2's - Bus 4)

The ALU generates the Carry Out (COUT) signal if the operation (ADD, SUB, INC, DEC, COMP) generates a carry from the Most Significant Bit (MSB).

2.4.4 STATUS LOGIC

The status logic is random logic used to control the contents of the E and O registers, and to control incrementing of the P register as needed when executing instructions which cause a skip. In addition, the ALU generates the signals ONES and ZEROS if the ALU output is all ones (177777B) or all zeros (000000B), respectively. These are used by the status logic to cause ASG instructions and the ISZ instruction to skip as well as by the state machine for the DIV instruction.

The function to be loaded into the E register is determined by three encoded signals GEl, E2, and E3. These signals specify one of eight operations; they are decoded by the E register in the status area of the CPU. The functions specified by these signals are:

GE1	E2	E3	FUNCTION
0	0	0	NOP
0	0	1	Load E register depending on IR bits 6 and 7 (PE3, CME, CLE, CCE in ASG).
0	1	0	Load E register with the appropriate bit of Bus 2 if an SRG shift with E.
0	1	1	Invalid code.
1	0	0	Load E register with carry out of ALU.
1	0	1	Load E register with control word register, bit 0.
1	1	0	Clear E register if IR5, otherwise a NOP.
1	1	1	Invalid code.

The O register is controlled in a similar fashion by signals OVF1, OVF2, and OVF3. The functions specified are:

OVF1	OVF2	ovF3	FUNCTION
0	0	0	NOP
0	0	1	Clear overflow.
0	1	0	Invalid code.
0	1	1	Clear overflow.
1	0	0	Set 0 if current ALU operation causes an overflow.
1	0	1	Set overflow.
1	1	0	Set 0 if current ALU operation causes an overflow.
1	1	1	Set O if B215 + B214 is true, otherwise NOP.

2.4.5 CONTROL STRUCTURE

The CPU control structure is implemented by a synchronous state machine (see figure 2-6). The machine consists of a next state Custom Logic Array (CLA) and associated next state register. These two elements maintain the state of the machine. Corresponding to each state are outputs which are generated by the output CLA. Instruction decoding is performed by the instruction register CIA and IR logic.

2.4.6 NEXT STATE CLA

The next state CLA computes the next state of the CPU based on the present state and various external inputs. The exact next state is generated in one of two forms: it is generated explicitly and loaded into the state register, or the signal INC is generated which causes the register to be incremented. Due to the circuit used to implement the CLA, terms cannot be shared among output functions. Thus, there is one CLA term required for every logic one in each output vector from the CLA. In the general case, then, if a state transition can be made from the present state by incrementing the value in the state register, then only one term is required for that function regardless of how many ones there are in the resulting vector.

2.4.7 NEXT STATE COUNTER/REGISTER

This 6-bit register provides the state storage for the machine. It is clocked on the falling edge of INTCLK and either loads or increments depending on the state of the signal INC. When enabled to increment, the register acts as a synchronous counter.

The carry in to the incrementer is normally high, and when selected the state gets incremented by one. In one case, however, it is necessary to stall the state counter for one state to accomodate a large propagate delay path. In this case, the carry in is zero, the increment adds zero, and the state does not change. The carry in to the incrementer is from a flip-flop clocked on the same edge as the state counter. This flip-flop outputs data ones from the next state CLA.

2.4.8 OUTPUT CLA/OUTPUT CLA LATCHES

The implementation of the output CLA is the same as that of the next state CLA, and, like the next state CLA, the output CLA does not share terms.




Figure 2-6. QPU Control Structure

The output CLA monitors the contents of the next state register and external (to the state machine) inputs and determines what control signals are necessary for the operation of the data path elements during the next state. The output CLA outputs are stored in latches in order to provide an orderly transition from one state's control signals to the next. The output CLA latches pass data when the INTCLK signal is high.

2.4.9 INSTRUCTION REGISTER CLA

The instruction register CLA performs high level instruction decoding by encoding into four blocks, as follows:

MRG (not A/B addressable)

MRG (A/B addressable)

ASG, SRG, I/O

Extended Arithmetic Unit (EAU)

The instruction register CLA also decodes certain low select code (0 - 7) I/O instructions which are used to control functions within the CPU (i.e., load memory protect fence, clear overflow, etc.).

2.4.10 CPU TIMING

The CPU timing is controlled by a 454 nsec period clock called INTCLK. INTCLK has a 40 percent duty cycle and is illustrated in figure 2-7. This clock defines the basic state time of the processor. Conceptually, a state starts with the rising edge of INTCLK and ends on the following rising edge. Due to the magnitude of the system delays, however, preparation for the current state occurs in the previous state (see figure 2-7).

In figure 2-7, point A marks the beginning of the previous state. The output CIA latches are transparent and the control signals for this state are asserted. Propagation delays through the next state CLA dictate that in order to make a state branch after the current state, all inputs to the next state CIA must be stable at this point.




Figure 2-7. INTCLK Clock Timing Diagram

Point B marks the "middle" of the previous state. It is here that P, PSAVE, memory protect fence, and the control word register are clocked and the instruction register latches its data. Also, the next state CLA, given the values of the state variables corresponding to the previous state and the external inputs, has generated the appropriate signals to control the next state counter. Recall that this means that either the explicit values for the state variables corresponding to the current state or the signal INC have been generated. The falling edge of INTCLK loads the appropriate value into the next state counter. Note that the CPU still acts as if it is in the previous state because the defining signals (the outputs of the output CLA latches) remain unchanged. With the appearance of the new state variables at the next state counter's outputs, the output CLA begins generation of the control signals necessary to implement the current state. At this point, synchronizing flip-flops for the signals PON, INT, and SLAVE are clocked. INT and SLAVE are not clocked in states A and B.

2.4.11 STATE DIAGRAM

The operation of the CPU is illustrated by the state diagram shown in figure 2-8. The basic blocks of this state diagram are shown in figure 2-9. Each state is represented by the rectangle shown in figure 2-9A. The state is denoted by one or two letters, which in the state diagram will replace i in figure 2-9A (e.g., state A is indicated by Ta). The rectangle is partitioned into four parts, corresponding to four groups of signals, and any signal that appears in the rectangle always occurs when the machine is in the state. The upper right partition contains all bus control signals, such as R/W, B23, etc. The lower right partition indicates all register controls, such as RDA, INCP, LDPS, etc.




Figure 2-8. CPU Chip State Diagram (Sheet 1 of 3)




Figure 2-8. CPU Chip State Diagram (Sheet 2 of 3)




Figure 2-8. CPU Chip State Diagram (Sheet 3 of 3)




Figure 2-9. State Diagram Blocks

The lower left partition is for miscellaneous control signals; and the upper left partition indicates the ALU function in the state, which, if empty, is a don't care.

The hexagonal structure in figure 2-9B indicates signals that are active in a state only if the signal COND in the oval is true by point B (the middle) of the previous state. The structure in B always directly follows a rectangle, and its signals are conditional in the state of the rectangle so the hexagon has no state symbol. Note that although the hexagonal structures follow the rectangles in the state diagram, this in no way implies time sequencing; that is, conditional signals are asserted at the same time as control signals if their conditioning signal is true.

The diamond in figure 2-9C indicates a state branch condition from the state it follows. The branch is taken if the signal COND is true at point C of the state above the branch, and the set of branch conditions below any state must be mutually exclusive and collectively exhaustive.

Figure 2-9D shows a forcing condition. If COND is true, the state counter is forced to the state below the symbol. The machine remains in this state until the condition becomes false, at which time it enters the state following the forcing condition. All such structures must have conditions which are mutually exclusive.

The structure in figure 2-9E is used for connections from one part of the state diagram to another. There will be at least two such circles with the same letter for j, and they will thus be connected.

The state machine moves from state to state in the diagram as shown by the arrows, diverging at the branching points.

2.4.12 MEMORY PROTECT SYSTEM

The memory protect system provides the capability of protecting a selected block of memory of any size, from a settable fence address downward, against alteration by programmed instructions except those directly involving the A and B registers. Any programmed instruction except JMP may freely address the A and B registers as locations 00000 and 00001 (octal), respectively.

The memory protect logic, when enabled by an STC 07 instruction, also prohibits the execution of all I/O instructions except those referencing I/O select codes 01 and 03. This feature limits the control of I/O operations to interrupt control only. Thus, by programming the system to direct all I/O interrupts to an executive program residing in protected memory, the executive program can have exclusive control of the I/O system.

The memory protect logic is disabled automatically by any interrupt (except when the interrupt location contains an I/O instruction) and must be re-enabled by an STC 07 instruction at the end of each interrupt subroutine.

Programming rules pertaining to the use of memory protect are as follows (assuming that an STC 07 instruction has been given):

- a. Location 00002 is the lower boundary of protected memory. (Locations 00000 and 00001 are the A and B register addresses.)
- b. JMP instructions may not reference the A or B register directly; however, a JSB instruction may do so, and JMP A,I and JMP B,I are legal.
- c. The upper boundary (memory address) is loaded into the fence register from the A or B register by an OTA 07 or OTB 07 instruction, respectively. Memory locations below but not including this address are protected. To execute an OTA 07 or OTB 07, the external logic must perform an I/O handshake with the CPU and pass it the control word 1010 for OTA 07 and 1011 for OTB 07.
- d. Assertion of the signal MPV+ will occur if a JMP, JSB, ISZ, STA, STB, or DST instruction either directly or indirectly addresses a location in protected memory, or if any I/O instruction is attempted (excluding those addressing select codes less than 10 octal). It is up to the processor card logic to generate an interrupt upon assertion of MPV+.
- e. Any instruction not mentioned in step d above is legal even if the instruction directly references a protected memory address. In addition, indirect addressing through protected memory by those instructions listed in step d is legal provided that the ultimate effective address is outside the protected memory area.

The signal MPF+ is asserted whenever the memory protect system is enabled and is used by I/O processors to inhibit execution of I/O instructions. If the instruction causing the memory protect violation is a JMP or JSB, the program counter will be loaded with the new value, and a subsequent JSB will not reveal the address of the violating instruction. If the violating instruction attempts to store into protected memory, the CPU will attempt the write, and it is left to the external logic to insure that no memory contents are altered. The CPU will inhibit execution of any special I/O instruction which causes a memory protect violation.

2.5 PROCESSOR CARD DETAILED THEORY OF OPERATION

The following paragraphs contain detailed theory of operation information for the processor card. Refer, as necessary, to the schematic diagrams (drawing numbers 12001-60001-51, 12001-60001-52, 12001-60001-53, and 12001-60001-54) located at the end of this section.

The processor card acts as an interface between the CPU chip and the L-Series backplane. It plays the role of an arbiter in determining whether the CPU or the I/O interface cards have control of the backplane address and data busses at any given time. This applies to memory accessing as well as interrupt servicing.

2.5.1 MEMORY ACCESSING

The CPU chip initiates all processor accesses to memory. The CPU chip informs the processor by using the MEM+, MGO-, and READ+ memory request signals. The processor card then waits 318 nsec, from the edge which caused the assertion of MEM+, to the assertion of MEMGO- on the backplane. U89.6 is output of the buffer which converts the CPU MEM+ signal to a backplane MEMGO- signal. An open collector buffer was used because any I/O interface may also drive MEMGO-in initiating a DMA cycle. The memory cycle delay (U96 and U105 located at 22A of drawing 12001-60001-52) is necessary to allow time for the address and data busses to be valid on the backplane at the start of a memory cycle.

The CPU chip access of memory may be further delayed if a memory cycle is currently in process due to concurrent DMA activity. U107.13 (at 23B of drawing page 52) determines the go-ahead condition for the processor to start a new memory cycle. Whenever MRQ- or BUSY- are asserted on the backplane, the processor cannot gain control of the backplane busses.

MGO- is used by the processor to set the mycycle flip-flop (U104 located at 25B of drawing page 52) whenever a memory cycle is requested by the CPU chip. Since concurrent DMA may pre-empt a CPU memory request, the processor must keep track of which memory cycles are the result of a processor MEMGO-.

READ+ is used by the processor to control the direction of data flow between the CPU and the backplane. For READ+ de-asserted, a write to memory is desired. U97 (located at 24B of drawing page 52) is an AND-OR-INVERT gate which generates the signal WRITE- for the three cases when it is desired for the processor to drive data onto the backplane data bus. A memory write is one of those cases. The second case involves placing the A or B register

contents on the backplane data bus during the second half of an OTA/B double handshake. The third case is that of an A/B instruction fetch in which the instruction to be executed must be placed on the data bus from "memory" locations 0 or 1, corresponding to the A or B registers respectively.

MEMGO- is the backplane signal used by the memory card or the processor card ROMs to begin a new memory cycle. MEMGO- is asserted at the start of the long half cycle but may be aborted prior to the start of the next short half cycle. For example, the processor card requests a memory cycle with MEMGO-, but MRQ-may be asserted by an I/O interface card, on the same edge of the clock as the MEMGO- assertion, to signal that a DMA memory request is being made. The processor card must yield to DMA by de-asserting MEMGO- as soon as possible.

There are two types of memory accesses. Access to RAM memory on the memory card is mutually exclusive of access to processor card ROM memory. Both DMA and the CPU may utilize the memory on the memory card, but only the CPU has the means for using the processor card ROMs. A backplane signal named MEMDIS—is used by the processor to disable the memory card while accessing ROM. MEMDIS— is asserted only during a processor MEMGO— so that DMA may continue accessing the memory card when the CPU is not accessing memory. The CPU chip determines which memory accesses are referencing ROM by asserting BTN— (boot ROM enable) when MGO— is asserted. The processor card uses BTN— in generating MEMDIS— to disable the memory card, to cause a powered—down ROM to become active, to enable the ROM data buffers, and to allow the ROM memory handshake logic (simulates the memory card's BUSY— and VALID— signals) to begin its sequence.

A long half cycle after the assertion of MEMGO-, the memory card or the ROM handshake logic will respond with the assertion of BUSY- to signal that the memory request has been honored. BUSY- will be asserted by the memory card for two clock cycles, unless a refresh cycle occurs during the current memory access. Concurrent refreshing will add one or two extra states to the duration of BUSY-. In the case of processor ROM accessing, BUSY- is asserted for three clock cycles to allow sufficient time for the 450nsec devices to access data.

During the last clock cycle of BUSY-, a signal called VALID- is asserted to indicate the presence of valid data on the rising edge of VALID-. This is true for both a memory read or an instruction fetch from either the memory card or the processor ROMs. VALID- is used by the processor card to generate the signal to clock the data-in register, to cause the assertion of MND+ (CPU memory cycle end) to inform the CPU chip that the requested data is ready, and to turn off the mycycle flip-flop.

The basic memory cycle begins with MEMGO— and leads to a response of BUSY— and VALID— from the memory card controller or from the processor ROM accessing logic. With the assertion of several other control signals, such as WRITE—and MEMDIS—, during the memory reference, many variations of the basic memory cycle may be created. The following paragraphs and timing diagrams will describe each of these variations. It will be assumed that the processor accesses to memory will occur immediately following a DMA cycle to show how

DMA and the processor interleave memory cycles. In the absence of DMA, the portions of the given waveforms left of the assertion of MENGO- should be in their de-asserted or tri-stated levels.

2.5.1.1 Memory Data Read

Figure 2-10 is a timing diagram of the backplane signals for a memory data read initiated by the processor card. The processor sends the address to the memory card during the assertion of MEMGO-. Note that WE- (write enable) is de-asserted during MEMGO- to inform the memory card that data is to come from the memory card. WE- is the buffered version of WRITE- discussed above. The requested data is available at the rising edge of VALID-. If a parity error occurs during this memory read, the PE- (parity error) signal will be asserted during the time that data is valid on the backplane.

2.5.1.2 Memory Write Initiated by the Processor Card


The backplane timing diagram for a memory write initiated by the processor card is shown in figure 2-11. In a memory write, the WE- signal is asserted and the data to be written into memory must be available on the backplane during MEMGO-.

2.5.1.3 Instruction Fetch from Memory

The backplane timing diagram for an instruction fetch from memory is shown in figure 2-12. The set of waveforms appear similar to that for a memory read except that the backplane signal RNI- (read next instruction) is asserted by the processor during the time that BUSY- is asserted. The RNI- signal is the bus-arbitrated form of the CPU chip's FCH- (instruction fetch) signal. Upon the assertion of RNI-, all I/O processors are forced to examine the data bus during that memory cycle to interpret the instruction.

2.5.1.4 Instruction Fetch from the A or B Registers

Figure 2-13 contains the backplane timing diagram for an instruction fetch from the A or B registers. The A and B registers are treated as memory locations 0 and 1 respectively. If the program counter was pointing to either 0 or 1, the data in the A or B register will be treated as an instruction. In this case, neither the processor card ROMs nor the memory card is being



WE- is HI during MEMGO-.

Figure 2-10. Memory Read Initiated by the Processor Card




Figure 2-11. Memory Write Initiated by the Processor Card




Figure 2-12. Instruction Fetch from Memory




Figure 2-13. Instruction Fetch from the A/B Register

during VALID-.

accessed so the problem arises as to how a memory cycle can be generated such that the I/O processors can treat an A/B instruction fetch like any other instruction fetch. To signal that an A/B instruction fetch is occuring, the CPU chip leaves its READ+ signal de-asserted while asserting FCH-. This forces the processor card to initiate a memory write into the memory card's locations O or 1. This action causes the appropriate memory handshake to be generated. Since the memory card does not drive the data bus on the rising edge of VALID- for a memory write, the processor card will drive the contents of the A or B register onto the backplane data bus at that time. Since RNI-has been asserted during the entire memory cycle, the overall result appears just like a regular instruction fetch from memory.

2.5.1.5 ROM Data Read

Figure 2-14 contains the backplane timing diagram for a ROM data read. The backplane memory handshake resembles that of a memory read from RAM with the addition of the MEMDIS- signal. MEMDIS- prevents the memory card from responding to the current MEMGO-. The processor card generates MEMDIS- from the presence of BTN- at the CPU chip output.

2.5.1.6 Instruction Fetch from ROM

The backplane timing diagram for an instruction fetch from ROM is shown in figure 2-15. The only difference between an instruction fetch from ROM and an instruction fetch from memory is the assertion of MEMDIS- during MEMGO-.

2.5.2 PROCESSOR MEMORY ACCESS AND DMA

In normal operation, the processor card is the lowest priority memory requestor. It can only obtain a memory cycle when all pending DMA requests have been serviced. Thus, it is conceivable for the CPU to be frozen for long periods of time if considerable DMA activity was stealing every memory cycle from the CPU. Although no L-Series I/O interface card has a DMA bandwidth high enough to saturate the backplane memory bandwith, several of these cards, each performing DMA, could monopolize the backplane. This condition is unfavorable in achieving reasonable interrupt latency or performing a power-fail routine before power goes down.

The processor card resolves this problem using a DMA memory cycle counter to force the I/O interfaces to give the CPU one memory cycle after a number of consecutive full-bandwidth DMA memory cycles. For example, suppose the CPU




Figure 2-14. ROM Data Read




Figure 2-15. Instruction Fetch from ROM

just fetched an instruction not affecting the I/O interfaces. Shortly after the de-assertion of RNI-, the I/O cards will begin DMA memory cycle stealing. Suppose that every memory cycle was taken by DMA and that the processor wanted a memory cycle (for the operand of the current instruction or for the next instruction fetch) after the fifth DMA memory cycle. U73 (located at 25A of drawing number 12001-60001-52) is a dual four-bit binary counter hardwired to signal that thirty-two consecutive DMA memory cycles has occured since the CPU desired a memory cycle. At that time, a signal called CPUTURN- is asserted on the backplane to command the I/O processors to grant a memory cycle to the CPU. The counter is reset after the CPU is granted the memory cycle. In addition to this special case, CPUTURN- is also asserted with every instruction fetch, at the same time as RNI-.


2.5.3 I/O STATE MACHINE

Management of many of the low select code I/O functions centers around four field programmable logic arrays (FPIA's). These IC's are U13, U15, U33, and U35 on drawing number D-12001-60001-53. U35 performs instruction decoding, determines interrupt priorities, generates the next machine state, and outputs commands to control other IC's. U33 and U13 form a large register which stores flag status information for the low select codes. The flags in these two FPIA's are changed generally in response to a "flag modifier code" generated by U35 and transmitted over the five bit processor I/O control bus (QDO-4). U15 is the interrupt status FPIA which determines if a pending interrupt may become an interrupt request.

The processor card has an eight bit instruction register which contains enough bits to identify the type of I/O instruction to be performed and the select code affected. Like the instruction register in the CPU chip and on the I/O interface cards, this register is updated with every instruction fetch. The instruction is passed to the master FPIA U35 through data selectors. The output of these data selectors is typically the contents of the instruction register except during interrupt processing. Thus, half of the inputs to the master FPIA are devoted to examination of the instruction.

While monitoring the instruction stream, the master FPIA determines whether a low select code flag is to be altered or an I/O handshake is required to interact with the CPU chip. Instruction decoding always occurs when the present state of the FPIA sequencer is in state zero (S2,S1,SO state variables = 000). Register U53 is clocked with SCLK+, making the master FPIA U35 a synchronous state machine with three state variables and five output variables. This FPIA is coded such that the the odd states (where S0=1) are the I/O handshake states.

Suppose a STC/CLC or STF/CLF instruction appeared during the course of program execution. Since only the least significant three bits of the select code are revealed to the master FPLA, the state machine does not have the ability to



NOTES: IIORQ- IS ASSERTED DURING ODD STATES (1, 3, 5, 7)
THE FPLA STATE MACHINE ON THE PROCESSOR CARD ONLY
HANDLES CERTAIN INTERRUPTS AND I/O INSTRUCTIONS OF
SELECT CODE 17 OCTAL OR LESS


Figure 2-16. State Transition Diagram for FPLA U35

decipher whether or not the I/O instruction affected select codes 0-7 octal or 10-77 octal. Since the CPU chip has a complete 16-bit instruction register, it is able to identify whether select codes 0-7 are affected, and if so, it asserts the IOG+ control signal to the processor card I/O state machine. Following the assertion of IOG+, the state machine examines the STC/CLC or STF/CLF instruction and places a "flag modifier code" on the QD bus to update the appropriate status flag in the low select code flag status FPIA's U13 and U33. The state machine remains in state zero.

As soon as the master FPIA receives a SFS/SFC instruction, it requests flag status information from the flag status FPIA's. FPIA Ul3 responds by sending a logic "1" to the master FPIA via the FLG+ signal if the appropriate flag is set. The master FPIA utilizes this bit of information to determine if the conditional skip is true. If a skip is to be performed, the master FPIA makes a transition to state one after receipt of IOG+ from the CPU chip. Since state variable SO is now a 1, IIORQ-, the I/O handshake request to the CPU, gets asserted. The state machine idles in state one until it receives IOGO-, the I/O handshake acknowledgement signal from the CPU chip. The state machine proceeds to state three, at which time it sends the "INC P" (increment program counter) control word to the CPU chip to implement the skip. The state three condition is decoded by a 3 to 8 decoder U52 and is used to enable the control word onto the data bus one cycle later. The state machine returns to state zero, which effectively removes IIORQ-.


Instructions such as LIA/B, MIA/B, and OTA/B for the low select codes involve data transfers between the A or B registers in the CPU chip and data registers on the processor card or global registers on the ${
m I/O}$ interface cards. For these instructions, the first IIORQ-/IOGO- handshake proceeds in the same fashion as for a true conditional skip except that a different control word is passed to the CPU chip. That control word will inform the CPU chip of the direction of the data transfer and what to do with the data if the A or B register is the destination of the transfer. To implement the double handshake, the state machine makes a transition from state three to state two instead of going to state zero. It remains in state two for one cycle of the clock before going on to state five to re-assert IIORQ-. After an IOGOresponse is received, the state machine proceeds to state seven for one clock cycle before returning to state zero. If the instruction was an LIA/B or MIA/B, the master FPLA would direct the register selector U22 (3 to 8 decoder) to enable the output control of the appropriate register during the second For an OTA/B instruction, another 3 to 8 half of the double handshake. decoder (U23) serves to generate the latch signal for the appropriate processor card register to load data from the address bus at the end of the second I/O handshake.

Refer to figure 2-17 for a timing diagram showing the backplane I/O handshake protocols between an I/O interface card and the CPU. The state transition of the processor card I/O state machine is shown in the time domain in figure 2-18. The backplane protocols for an I/O handshake are the same for either case. Note how the state machine transitions relate to the other signals.



NOTES: For a true conditional skip, omit the second set of IORQ-/IOGO- handshakes.

Figure 2-17. I/O Handshake for an OTA/B, MIA/B, or LIA/B Instruction



NOTES: For a true conditional skip, omit the second set of IIORQ-/IOGO- handshakes.

Figure 2-18. I/O Handshake for an I/O Instruction Handled by the Processor

During an I/O handshaking process, the backplane clocks SCLK- and FCLK- are reduced in frequency to match that of the CPU chip's clock. Since the CPU chip expects data transfers to occur relative to its own clock, all external clocks must be identical to the CPU chip's clock during the course of an I/O handshake. A detailed discussion of the L-Series clocks appear in section 2.5.6.

The master FPIA also handles interrupt processing for all system level requests. When an interrupt is acknowledged by the CPU, the master FPIA begins to examine the pending interrupts rather than interpret instructions. Data selectors U25 and U24 are used to switch between instruction and pending interrupt information. The state machine goes to state four to determine the highest priority pending interrupt and generate the vector address at which interrupt servicing begins. The presence of state four is detected by U52 (3 to 8 decoder) and is used to enable the interrupt address onto the backplane at buffers U19 and U28 (see drawing D-12001-60001-51) and to assert MEMGO- to begin the memory cycle. The state machine returns to state zero after one clock cycle at state four.

Figure 2-19 shows an I/O interrupt serviced with the trap cell fetch from main memory. INTRQ- (interrupt request) is asserted by an I/O interface card to request an interrupt. When IAK- (interrupt acknowledge) is received by the I/O card and ICHOD- (interrupt disable output of the next highest priority I/O card) is de-asserted, that I/O card will assert MEMGO- and drive its select code onto the address bus as the vector address of the trap cell fetch. This memory cycle is an instruction fetch because the processor card has provided for the assertion of RNI- on the backplane. Figure 2-20 is a timing diagram for an I/O interrupt service from processor card ROM. The only difference is that MEMDIS- is asserted on the backplane to disable main memory during this memory cycle.

Figure 2-21 is a timing diagram for service of a system level interrupt from There are no backplane interrupt requests because all of the system level interrupt requests are generated by the processor card. When IAK- appears on the backplane, it is accompanied with the assertion of ICHODby the processor card. This disables the highest priority I/O interface card from responding to IAK-, which in turn, effectively disables all I/O cards from responding because of the interrupt priority chain. One clock cycle after the master FPLA goes into state four, a signal called VAEN- (vector address enable) is asserted. State four is decoded by U52 (located at 32B of drawing 12001-60001-53), then delayed one clock cycle by U42 (located at 33B of the same drawing), then becomes VAEN-. The vector address is determined by the master FPIA during state four but is not available on the QD bus until the following clock cycle. The VAEN- signal is used to cause the assertion of MEMGO- and to simultaneously enable the vector address buffers onto the backplane address bus. The memory cycle is an instruction fetch since RNI- is Figure 2-22 shows the timing diagram for the service of a also asserted. system level interrupt from ROM.




Figure 2-19. Service of an I/O Interrupt





Figure 2-20. Service of an I/O Interrupt in ROM



NOTES: ICHOD- is asserted to disable I/O cards from responding to IAK-. The processor card asserts MEMGO- and provides the vector address.

Figure 2-21. Service of a System Level Interrupt




Figure 2-22. Service of a System Level Interrupt in ROM

FPIA's U33 and U13 contain the low select code flag status information. The master FPIA executes the STC/CLC and STF/CLF instructions by generating five-bit codes informing U33 and U13 how to modify one of their status flags. Flag status can only be altered during state one when EN+ is high, corresponding to the short half cycle of SCLK+. Some flags may be altered at any time in response to directly hardwired signals. A summary of the operation of the flag status FPIA's U33 and U13 appears below.

The flag information contained in U33 is:

PSFF+ = parity system on or off
 **ON by CLC 0 or STC 5
 *OFF by CLC 5 or on power-up or immediately after parity error
 during CPU access to memory

FRZM- = freeze memory protect violation address register

**OPEN LATCH by STC 7

*CLOSE LATCH by CLC 7 or on power-up or immediately after a

memory protect violation that is not a result of a

parity error

PCRS+ = control reset (used to generate CRS- on backplane)
 ****ASSERTED only during CLC 0
 *DE-ASSERTED otherwise

CSP+ = clear special interrupt *HI only on interrupt service to vector address 17 octal (to service special interrupt) or CLC 0 or on power-up *LO otherwise The flag information contained in Ul3 is: STATE+= delayed power fail warning GEN+ = global register flag **GR ENABLED by CLF 2 *GR DISABLED by STF 2 or CLC 0 or on power-up PTST- = part one of self test (checks address and data bus integrity) **ON at power-up *OFF on the first instruction fetch by the CPU PS-= parity sense flag *LO, EVEN PARITY by STF 5 **HI, ODD PARITY by CLF 5 or on power-up PTBI+ = pending time base generator interrupt *****SET by STF 6 or TBT (time base tick from CPU every 10msec) *CLEARED by interrupt service to vector address 6 (time base interrupt servicing) or CLC 0 or on power-up PPFI+ = pending power fail interrupt *****SET by assertion of PFW- by power supply *CLEARED by interrupt service to vector address 4 (power fail interrupt servicing) or on power-up ISFF+ = interrupt system flag **ENABLED by STF 0 *DISABLED by CLF 0 or CLC 0 or on power-up FLG+ = low select code flag set/clear detection *HI if a) ISFF+ is HI (interrupt system enabled) when conditional skip refers to flag 0 or b) GEN+ is HI (GR enabled) when conditional skip refers to flag 2 or c) PFW+ is LO (AC power is good) when conditional skip refers to flag 4 or d) PS- is LO (even parity) when conditional skip refers to flag 5 e) PTBI+ is HI (pending time base interrupt) when conditional skip refers to flag 6

*LO if none of the above cases are satisfied

FPIA Ul5 is responsible for determining if a pending interrupt request may become a qualified interrupt. Interrupt requests may be inhibited, disabled or masked off.

```
INT+ = interrupt request to CPU chip
     *HI if a) PECF- is LO (parity error)
             b) UTIF+ is HI (unimplemented instruction)
         or c) PMPI+ is HI (memory protect violation) and
                 IIFF- is HI (level 2 and 3 interrupts uninhibited)
             d) SPRQ- is LO (special interrupt request) and
         οr
                  IIFF- is HI
            e) PPFI+ is HI (power fail) and
         οr
                  IIFF- is HI and
                 TDI- is HI (interrupts not temporarily disabled)
             f) PTBI+ is HI (time base interrupt request) and
         or
                 IIFF- is HI and
                 TDI- is HI and
                  ISFF+ is HI (level 3 interrupts enabled) and
                  interrupt mask bit l is LO
         or g) INTRQ+ is HI (I/O interrupt request)
                  IIFF- is HI and
                 TDI- is HI and
                  ISFF+ is HI
      *LO if none of the cases above are satisfied
SPINT+= the latched version of SPRQ- (special interrupt request)
      ****SET by SPRO-
      *CLEARED by interrupt service to vector address 17 octal
              (to service special interrupt)
ICHOD-= interrupt chain disable output
      *HI if the interrupt to be serviced is an I/O interrupt
      *LO if the interrupt to be serviced is a system level
              interrupt handled by the processor card. This
              signal disables all I/O cards from responding to
              the interrupt acknowledge
SLV+ = qualified slave request
      *HI if a) SLAVE+ is HI and
                  PECF- is HI (parity error) and
                  UTIF+ is LO (unimplemented instruction) and
                  IIFF- is LO (level 2 and 3 interrupts inhibited)
          or b) SLAVE+ is HI and
                  PECF- is HI (parity error) and
                  UTIF+ is LO (unimplemented instruction) and
                  PMPI+ is LO (memory protect violation) and
                  SPINT+ is LO (special interrupt request)
      *LO if none of the cases above are satisfied
```

PFIF+ = qualified power fail interrupt

MPIF+ = qualified memory protect violation interrupt

TBIF+ = qualified time base generator interrupt

SPIF+ = qualified special interrupt

2.5.4 VIRTUAL CONTROL PANEL (SLAVE MODE) PROCESSING

When the CPU is in slave mode, its internal registers are accessible to external devices through certain I/O interface cards. The Parallel Interface card, Asynchronous Interface card, and the HDLC (DS network) Interface card are the interface cards which may request slave mode processing. Since slave mode processing involves direct interaction between the requesting device and the CPU, the processor card merely provides buffering, signal timing, and bus arbitration for the handshake signals and data transfers.

Slave mode processing abides by the same protocols used for the execution of I/O instructions that require interaction between the I/O processors and the central processor. Whereas an instruction causes an I/O processor to initiate an I/O handshake, slave mode processing is performed in response to some external event not related to the program flow. The I/O handshake of an I/O instruction occurs during the execution of that instruction but the I/O handshake of slave mode processing occurs between instructions. Thus, slave mode uses IORQ- and IOGO-, but operates independently of the program.

A slave mode request, SLAVE-, is made over the backplane by the interface card configured for slave mode processing. Only one I/O interface card can be selected as the slave mode interface at any given time and that card must have its select code set to 20 (octal). As soon as the current instruction has been completed, the CPU chip will acknowledge the slave request and SCHOD-(slave chain output disable) will be deasserted to inform the slave requesting interface card to start the I/O handshake(s).

Any device with input/output capabilities and connected to an interface card configured to allow slave mode processing becomes the L-Series Computer's Virtual Control Panel. This device will provide the means to access the CPU registers and memory locations in a manner similar to a hardware front panel. If a terminal is the Virtual Control Panel device, the keyboard replaces the front panel switches for register selection and data entry, while the display replaces the hardware status and data output indicators. Unlike a hardware front panel, the Virtual Control Panel may be located remotely far away from the computer.

Operator interaction using a terminal is accomplished by a program located in the processor card ROMs. The code for this program is listed in Appendix A of this document. See Section 1.4.1 for a description of the Virtual Control Panel.

Refer to figure 2-23 for a timing diagram of the backplane protocol used during slave mode processing.

2.5.5 POWER ON SELF-TEST AND BOOT LOADERS

The CPU chip will initiate a bus integrity test for the processor card and backplane address and data buses at power up, as soon as DC power is at the proper voltages. This test will insure that the two buses are fully reliable before any processing begins. Beginning at address 0, the CPU chip drives the address bus. At power-up, before the first instruction fetch, the processor card drives the data bus with the same information that it receives on the address bus. The data bus is then read by the CPU chip to determine if the data bus is identical to the address bus. If the two buses agree, the CPU proceeds to the next address until all patterns on the address and data buses have been checked. If shorted printed circuit traces are present on either bus, the CPU freezes to prevent further processing. All of the status LEDs on the processor card remain on to indicate that the card is receiving DC power but fails the bus integrity test.

Part two of the power on self-test consists of system functionality tests. This portion of the self-test is executed from the processor card ROMs so that it is not necessary to assume that RAM memory is fully functional. If any part of the testing fails, the processor will freeze to prevent further processing and the status LEDs will indicate which subsystem was under test at the time of the failure. In chronological order, the self-test examines the RAM memory of the memory card, the CPU chip instruction set, the processor card I/O instructions and interrupt handling, and the I/O master section of all I/O interfaces installed in the backplane.

Following the successful completion of the self-test, the L-Series will automatically execute one of three power on options selectable via the processor card switches (positions 1 through 3). If the virtual control panel option is selected and a terminal is the peripheral device, the computer will output the CPU register status to the CRT and wait for a virtual control panel command from the keyboard. At this time, one of four boot loaders may be invoked (disc via HP-IB, network link, PROM I/O, or 264x/2671 cartridge tape). bootstrap loader is the option selected, the L-Series will If the automatically boot load from disc, network, or PROM I/O at the completion of self-test. If the auto-restart option is selected (assuming battery backup is installed), the computer will resume program execution beginning at the point it left off when power was removed. These power on options permit the L-Series to be used in a variety of applications ranging from a simple stand alone controller to a node in a complex network.




Figure 2-23. Slave Transfer Protocols

IORQ-/IOGO- handshakes.

See the HP 1000 L-Series Reference Manual, part number 02103-90007 for a discussion of the bootstrap loader; Section I of this document for a discussion of the Virtual Control Panel; and the HP 1000 L-Series Computer Installation and Service Manual, part number 02103-90003 for discussion of the power fail recovery procedure.

2.5.6 L-SERIES CLOCKS

The L-Series processor generates four different clocks for use by the memory and I/O interface cards.

FCLK- (Fast Clock) has a nominal frequency of 22.016 MHz (period=45 ns) and a duty cycle of 50%. It is used by the memory card to clock logic operating at frequencies higher than that required by the processor. Its frequency is reduced by a factor of two to 11.008 MHz (period=90 ns) during I/O or slave mode handshakes. For both frequencies, a rising edge of FCLK- accompanies every transition of RCLK+, SCLK-, and BCLK+.

RCLK+ (Refresh Clock) has a nominal frequency of 4.4 MHz (period=227ns) and a duty cycle of 60%. It is used by the memory card to time refresh cycles. Its frequency remains at 4.4 MHz during I/O handshakes.

SCLK- (System Clock) has a nominal frequency of 4.4 MHz (period=227ns) and a duty cycle of 40%. It is used by every L-Series card to synchronize all backplane transactions. All backplane timing guarantees and requirements are referenced to SCLK-. Its frequency is that of FCLK- divided by five. SCLK-is 2.2 MHz (period=454ns) during I/O handshakes. SCLK- is always phase locked to FCLK- and, most of the time, to RCLK+.

CCLK- (Communications Clock) has a nominal frequency of 14.7456 MHz (period=67.8ns) and a duty cycle of 50%. It is used by all serial interface cards, and by any interface requiring a fixed frequency for state machine or counting operations. This frequency is a convenient multiple (times 16) of the frequency used by the baud rate generator integrated circuits (see the Asynchronous Serial Interface Reference Manual, part number 12005-90001).

BCLK+ (CPU Clock) has a nominal frequency of $2.2 \, \text{MHz}$ (period=454ns) and a duty cycle of 60%. It is used only by the CPU chip and various processor board to CPU chip interface logic devices.

All of the clocks are derived from two crystal oscillators on the processor board. The backplane CCLK- is the buffered version of a 14.7456 MHz crystal oscillator. The output of a 22.016 MHz crystal oscillator is buffered and then divided down to create FCLK-, RCLK+, SCLK-, and BCLK+. Since the time base generator in the CPU chip is dependent on an accurate BCLK+, it is necessary for the 22.016 MHz oscillator to be as stable to its nominal frequency as possible. A device with 50 parts per million (0.005% variation) stability was chosen so that time may be kept to within 4.32 seconds per day.

A buffered version of the 22MHz oscillator is used in edge-triggering every flip-flop in the clock generation circuitry. This insures that the 22MHz clock is an integer multiple of any clock (except CCLK-) found on the processor or on the backplane. U7lb and U72a,b form the nucleus of the clock generation logic. Collectively, they constitute a state machine implementation of a divide by five counter. The following chart shows the state transition for the three flip-flops:

U72.5	U/1.9	0/2.9
Q1	Q2	Q3
0	O	0
0	O.	1
0	1	1
1	1	1
1	1	0

The next state after the fifth state (110) is the first state (000), so the counter repeats itself every 227.1 nsec given that the time between states is 45.4 nsec (22MHz clock). The Q output of U71b (pin 9) is LO for two states

the memory card as RCLK+ and to the clock selector circuitry. The clock select multiplexer U91 chooses between two pairs of clocks to output as the backplane FCLK- and SCLK- clock signals.

U8la is a JK flip-flop configured as a toggle flip-flop. It is clocked with the 22MHz clock so its output (pin 5) is l1MHz. U8lb is used to generate a 2.2016 MHz version (half the frequency) of RCLK+. The Q output of U8lb(pin 9) is called BCLK- and has a frequency of 2.2016 MHz and a duty cycle of 40%. BCLK- is synchronized to RCLK+ so that every rising edge of BCLK- is accompanied by a falling edge of RCLK+.

The clock select logic is essentially a flip-flop (U7la) that is set (Q=SEL=1) whenever a slower clock is required. When SEL=1, the data selector U9l selects a pair of half-speed clocks. On power-up, SEL=0 so that FCLK-=22MHz and SCLK-=4.4MHz. Following the assertion of IOGO- on the backplane, SEL becomes 1 and the data selector chooses the appropriate signals to make FCLK-=11MHz and SCLK-=2.2MHz. To distinguish between the two modes, FCLK[1]-=22MHz and FCLK[2]-=11MHz, and similarly for SCLK-. SEL returns to 0 following the assertion of MEMGO- or BUSY- on the backplane, or upon a hardware reset (PON+ low). All transitions between regular and half-speed clocks occur at the falling edge (or start of short half cycle) of BCLK- to maintain phase synchronization between BCLK- and SCLK-.

The CPU chip receives the 2.2MHz BCLK+ (inverted form of BCLK-) as its operational clock. The memory card utilizes RCLK+ to time its refresh counters. The backplane gets both FCLK- and SCLK-. The processor card runs on SCLK+, a buffered and inverted version of SCLK-.

2.6 PARTS LOCATIONS

Parts locations for the processor card are shown in figure 2-24.

2.7 PARTS LIST

The parts lists for the processor card is shown in table 2-3. Refer to table 6-39 for the names and addresses of manufacturers of the parts.





Figure 2-24. Processor Card Parts Locations


Table 2-3. Processor Card Parts List


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12001-60001	9	1	ASSEMBLY-CPU	28480	12001-60001
C1-C11	0160-4842	6	34	CAPACITOR-FXD .22UF +80-20% SOVDC CER	28480	0160-4842
CRI	1901-1080	,	1	DIODE-SCHOTTKY 195817 20V 1A	28480	1901-1080
D1	1990-0652 1990-0652	8 8	5	LED-VISIBLE LUM-INT=200UCD IF=5MA-MAX LED-VISIBLE LUM-INT=200UCD IF=5MA-MAX	28480 28480	1990-0652 1990-0652
£1	0360-1682 0360-1682	00	2	TERMINAL-STUD SGL-TUR PRESS-MTG TERMINAL-STUD SGL-TUR PRESS-MTG	28480 28480	0360=1682 0360=1682
51	3101-2155	9	1	SWITCH-PB SPDT MOM .SA 120VAC	28480	3101-2155
U1 U11 U13 U15 U16	3101-2243 1810-0037 1820-2334 1820-2568 1820-1730	6 3 8 0 6	1 3 1 1 3	SWITCH-DIP 8-ROCKER NETWORK-RES 16-DIP1.0K OHM X 8 IC MISC TIL 8 IC FF TIL LS D-TYPE POS-EDGE-TRIG COM	28480 11236 18324 28480 01295	3101-2243 761-3-R1k 8281001 Programmed 1820-25-8 8n7418273n
U17 U16 U19 U21 U22	1820-2024 1820-2102 1820-2024 1820-0681 1820-1240	3 6 3 4 3	6 6	IC ORVR TTL L8 LINE DRVR OCTL IC LCM TTL L8 D=TYPE OCTL IC ORVR TTL L8 LINE DRVR OCTL IC GATE TTL S NAND QUAD 2=INP IC DCDR TTL S 3=TD=8=LINE 3=INP	01295 01295 01295 01295 01295	8N74L8244N 8N74L8373N 8N74L8244N 8N74800N 8N748138N
U23 U24 U25 U26 U27	1820-1240 1820-1015 1820-1015 1820-1730 1820-1624	3 0 0 6 7	2	IC DCDR TTL 8 3-TO-8-LINE 3-INP IC MUXR/DATA-8EL TTL 8 2-TO-1-LINE GUAD IC MUXR/DATA-8EL TTL 8 2-TO-1-LINE GUAD IC FF TTL L8 D-TYPE POS-EDGE-TRIG COM IC 6FR TTL 8 OCTL 1-INP	01295 01295 01295 01295 01295	8N748136N 8N748156N 8N748156N 8N74L3273N 8N74L3273N
U28 U29 U32 U33 U35	1820-2024 1820-2102 1820-0685 1820-2534 1820-2335	3 6 6 0 9	1 1 1	IC DRVR TTL LS LINE DRVR OCTL IC LCH TTL LS D-TYPE OCTL IC GATE TTL S NAND TPL 3-INP IC MISC TTL S	01295 01295 01295 28480 18324	8N74L8244N 8N74L9373N 8N74810N 1820-28534 828100I PROGRAMMED
U36 U37 U36 U39 U42	1820-2024 1820-1997 1820-2102 1820-2102 1820-1196	3 7 8 8	2	IC DRYR TTL LS LINE DRYR OCTL IC FF TTL LS D=TYPE POS=EDGE=TRIG PRL=IN IC LCH TTL LS D=TYPE OCTL IC LCH TTL LS D=TYPE OCTL IC CFF TTL LS D=TYPE POS=EDGE=TRIG COM	01295 01295 01295 01295 01295	8N74L8244N 8N74L8374N 8N74L8373N 8N74L8373N 8N74L8174N
U46 U47 U46 U49 U52	1820-1624 1820-1624 1820-2102 1820-2102 1820-2102	7 7 8 8 3		IC 8FR TTL 8 OCTL 1=INP IC 8FR TTL 8 OCTL 1=INP IC LCH TTL L8 D=TYPE OCTL IC LCH TTL L8 D=TYPE OCTL IC CCDR TTL 8 3=TO=8=LINE 3=INP	01295 01295 01295 01295 01295	8
U53 U55 U56 U57 U58	1620=1730 1885=6001 1620=1997 5090=1624 1820=1196	6 7 2 8	1	IC FF TTL L8 D-TYPE POS-EDGE-TRIG COM 21 LC IC FF TTL L8 D-TYPE POS-EDGE-TRIG PRL-IN IC-PTST-L IC FF TTL L8 D-TYPE POS-EDGE-TRIG COM	01295 28480 01295 28480 01295	8N74L8273N 1A85-6001 8N74L8374N 5090-1824 8N74L8174N
U59 U61 U62 U63 U66	1820=2024 1810=0037 1820=0683 1820=1273 1820=1624	3 3 6 2 7	5	IC DRVR TTL L8 LINE DRVR OCTL NETWORK-RES 16-DIP1.OK OHM X 8 IC INV TTL 8 MEX 1-INP IC 8FR TTL L8 NOR QUAD 2-INP IC 8FR TTL S OCTL 1-INP	01295 11236 01295 01295 01295	8
U68 U69 U71 U72 U73	1920=2024 1820=1196 1820=0629 1820=0629 1820=1989	3 8 0 0 7	5	IC DRVR TTL LS LINE DRVR DCTL IC FF TTL LS D=TYPE PDS=EDGE=TRIG COM IC FF TTL S J=K NEG=EDGE=TRIG IC FF TTL S J=K NEG=EDGE=TRIG IC CNTR TTL LS BIN DUAL 4=BIT	01295 01295 01295 01295 01295	8 n 7 al 8 2 a 4 n 8 n 7 al 8 1 7 4 n 8 n 7 a 8 1 1 2 n 8 n 7 a 8 1 1 2 n 7 4 l 8 3 9 3 P C
U76 U77 U78 U79 U80	1820-1633 5090-1625 1820-1450 1810-0182 1820-1415	8 3 7 9 4	1 1 3 1	IC BFR TTL 8 INV OCTL 1=INP IC-PTST,H IC BFR TTL 8 NAND QUAD 2=INP NETHORK-RES 14-DIP MULTI=VALUE IC SCHMITT-TRIG TTL L8 NAND DUAL 4-INP	01295 28480 01295 28480 01295	3n743240n 5090-1625 8n74337n 1610-0182 8n74L813n
U61 U62 U63 U64 U65	1820-0629 1820-0693 1820-0693 1813-0129 1810-0037	0 8 0 3	5 1	IC FF TTL 3 J=K NEG=EDGE=TRIG IC FF TTL 8 D=TYPE POS=EDGE=TRIG IC FF TTL 8 D=TYPE POS=EDGE=TRIG IC OSC HYBRIO NETWORK=RES 16=DIP1.0K OHM X 8	01295 01295 01295 34344 11236	8N748112N 8N74874N 8N74874N K1100A 701-3-RIK
U86 U87 U88 U89 U90	1620=0683 1820=1077 1820=1322 1820=1451 1820=0681	6 4 2 8 u	2 3 1	IC INV TTL 8 MEX 1-INP IC MUXRYDATA-SEL TTL 8 2-TO-1-LINE QUAD IC GATE TTL 8 NOR QUAD 2-INP IC GATE TTL 8 NAND QUAD 2-INP IC GATE TTL 8 NAND QUAD 2-INP	01295 01295 01295 01295 01295	8
U91 U93 U94 U96	1820-1077 1820-1416 1813-0166 1820-1307 1820-1210	4 5 5 7	1 1 1	IC MUXR/DATA-SEL TTL 8 2-TO-1-LINE QUAD IC SCHMITT-TRIG TTL LS INV HEX 1-INP IC OSC HYBRID IC SCHMITT-TRIG TTL 3 NAND QUAD 2-INP IC GATE TTL LS AND-DR-INV DUAL 2-INP	01295 01295 34344 01295 01295	3N743197N 3N74L314N K1143A-22,016MHZ 3N743132N 3N74L851N
			1	IC SCHMITTETRIG TTL 3 NAND QUAD ZEINP IC GATE TTL L8 AND-OR-INV DUAL ZEINP		


Table 2-3. Processor Card Parts List (Continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U97 U95 U99 U101 U102	1820-0691 1820-1367 1820-1450 1820-1367 1820-1450	65757	1 2	IC GATE TTL S AND-OR-INV IC GATE TTL S AND GUAD 2-INP IC GATE TTL S NAND GUAD 2-INP IC GATE TTL S AND GUAD 2-INP IC GATE TTL S AND GUAD 2-INP IC GATE TTL S NAND GUAD 2-INP	01295 01295 01295 01295 01295	8N74864N 8N74808N 8N74837N 8N74836N 8N74837N
U103 U104 U105 U106 U107	1820-1322 1820-0693 1820-0693 1820-1322	2088		IC GATE TTL S NOR QUAD 2-INP IC FF TTL S J-K NEG-EDGE-TRIG IC FF TTL S D-TYPE POS-EDGE-TRIG IC FF TTL S NOTYPE POS-EDGE-TRIG IC FF TTL S NOR QUAD 2-INP	01295 01295 01295 01295 01295	8N74802N 8N748112N 8N74874N 8N74874N 8N74802N
U108 U109	1820-0629 1820-0693	0		IC FF TTL 8 J-K NEG-EDGE-TRIG IC FF TTL 8 D-TYPE PO8-EDGE-TRIG MISCELLANEOUS PARTS	01295 01295	8N748112N 8N74874N
	0403-0289 1200-0541 1200-0638 1200-0845 1200-0848	3 1 7 8 1	1 2 1 2 1	EXTR-PC BD RED POLYC .063-BD-THKNS SOCKET-IC 24-CONT DIP DIP-SLOR SOCKET-IC 14-CONT DIP DIP-SLOR RETAINER-SUBSTRATE STEEL; NICKEL PLATE SOCKET-SBSTR 64-CONT CERAMIC DIP-SLOR	28480 28480 28480 28480 28480	0403-0289 1200-0541 1200-0438 1200-0845 1200-0848
	1200-0875 1258-0124	4 7	1	SOCKET-IC 4-CONT DIP DIP-8LDR PIN-PROGRAMING DUMPER .30 CONTACT	28480 91506	1200-0875 8136-475G1
					:	









+		+			-+
1		I			1
i	64K BYTE MEMORY		SECTION	III	١
i		1			١
		+			-+

3.1 INTRODUCTION

A 65,536 byte random access memory is the main memory for the HP 1000 L-Series Computer System. The memory system, which includes the memory control circuits as well as the memory array itself, is contained on one circuit card and plugs directly into the L-Series backplane. The circuit card is shown in figure 3-1.

3.2 OVERVIEW

3.2.1 SYSTEM ENVIRONMENT

The system environment of the HP 1000 L-Series Computer System is shown in Section II, figure 2-2. The memory card can be plugged into any slot in the L-Series backplane with two important restrictions:

- a. The memory card must be located immediately above the processor card.
- b. No input/output (I/O) cards can be located above the memory card.

The above suggests that the memory and processor cards will always occupy the highest priority card slots in the card cage. This is true, but it should be noted that $\overline{\text{ANY}}$ two slots may be occupied by the memory and processor as long as no I/O $\overline{\text{cards}}$ are plugged into the higher priority slots (see Section VI, figure 6-3 for slot priorities).

Once it is plugged into the backplane, the memory card needs no further For reliable data retention, the RAMs must be refreshed completely every 2 msec. The refresh function is accomplished by periodically generating a refresh read pulse internal to the memory controller. The refresh period is determined by a refresh counter which is clocked by SCLK.




Figure 3-1. HP 1000 L-Series Memory Card

3.2.2 BASIC MEMORY OPERATION

There are three modes of operation of the memory:

- a. Write cycle.
- b. Read cycle.
- c. Refresh cycle.

Whenever the term "memory cycle" is used in this document, however, it will refer to either a read or a write cycle, and not to a refresh cycle. Memory cycles always are initiated by a stimulus external to the memory card; refresh cycles, on the other hand, are initiated by the memory itself. The memory may function in only one of the three modes at any given time.

3.2.2.1 Write Cycle

A basic write cycle is shown in figure 3-2. A write cycle is initiated when the memory controller receives a MEMGO pulse from the external interface along with the highest order bit of the address bus (Read/Write) cleared (low). At the beginning of the next short-half-cycle (SHC) of the SCLK, the memory controller will assert the BUSY control signal to hold off any other requests for a memory cycle. Shortly after this time, the controller will internally latch the data to be written and also the address to which it will be written.

The parity of the data to be written is generated from the data present on the backplane data bus and is set up to be written into memory along with the data. After the data and address are latched, the memory controller then writes the data into the memory array. At the beginning of the next SHC of SCLK, the memory controller asserts the VALID control line for one SCLK period to signal the completion of the write cycle. The BUSY signal is deasserted at the same time as VALID is deasserted and this completes the handshake.

The length of the write cycle is always three complete SCLK cycles, and because the controller needs no additional handshake overhead, the write cycle time of the memory is 3 times (1 SCLK period).




Figure 3-2. Basic Write Cycle

3.2.2.2 Read Cycle

A read cycle is shown in figure 3-3.

A read cycle is initiated when the memory controller receives a MEMGO— and the highest order bit of the address bus (Read/Write) is set (high). On the next short—half—cycle (SHC) of SCLK, the BUSY handshake signal is asserted to hold off any further requests for a memory cycle. A short time later, the address of the data to be read is latched into the address buffer. At the beginning of the next SHC, VALID is asserted to signal that the desired data is available on the backplane. The data becoming valid on the backplane is actually referenced to the trailing edge of the VALID pulse and it is this trailing edge that is used to clock the data out of memory.

While the data is valid on the backplane, the parity detector examines the data for correct parity and if it is found to be incorrect, a parity error is asserted by the memory controller. The BUSY handshake signal is de-asserted at the same time that WALID is de-asserted but the data is held on the backplane for one SHC of SCLK to satisfy data hold time requirements. The length of a read cycle is always three SCLK cycles, which is identical to the write cycle time.

3.2.2.3 Refresh Cycle

The dynamic random-access memory (RAM) elements require refreshing in order to retain data. Refresh is accomplished by issuing a read strobe pulse (RAS) to all the RAMs at regular intervals. The 16K RAMs are organized internally as a 128-by-128 matrix with the refresh function being accomplished one row at a time. The memory controller performs the refreshing by addressing each row separately and issuing a refresh read pulse. This refreshing occurs at all times that the memory has power applied to it.

Refresh cycles interleave with the memory cycles so that their function is transparent to the processor card. In the event that a memory cycle and a refresh cycle are attempted concurrently, the pending refresh cycle will hold off the requested external access cycle until the pending cycle completes. Because a refresh cycle also takes exactly three SCLK cycles to complete, the longest any requested cycle is held off is only three SCLK cycles.




Figure 3-3. Basic Read Cycle

3.3 SPECIFICATIONS

3.3.1 POWER REQUIREMENTS

The worst case power requirements for the memory are listed below:

VOLTAGE	CUR	RENT	POWER		
	STANDBY	OPERATING	STA NDB Y	OPERATING	
+12M	48mA	273mA	0.58W	3.28W	
-12M	20mA	20mA	0.24W	0.24W	
+5M	757mA	757mA	3.79W	3.79W	
+5V	OmA	1300mA	OW	6.50W	

The above current figures were obtained by calculating the RMS values as follows:

$$I_{RMS} = \sum_{typ} + \sqrt{\sum_{max} - I_{typ}}^{2}$$

The +12M current is a measured worst case value (memory running at maximum access rate) plus 15 percent.

3.3.2 MEMORY CYCLE TIME

Memory cycles require three System Clock (SCLK) cycles for completion, thus the memory cycle time is $3 \times (1 \text{ SCLK period})$. For a SCLK period of 227 nsec, therefore, the memory cycle time is 681 nsec. The memory card will operate with an SCLK period as short as 180 nsec without any modification.

3.3.3 MEMORY REFRESH PERIOD

For reliable data retention, the RAMs must be refreshed completely every 2 msec. The refresh function is accomplished by periodically generating a refresh read pulse internal to the memory controller. The refresh period is determined by a refresh counter which is clocked by SCLK.

Because the RAMs must be refreshed every 2 milliseconds, the refresh counter must count the correct number of SCLK cycles to refresh the 128 row addresses in these 2 milliseconds. If refreshing is done at a slower rate, data integrity is not guaranteed. If refreshing is done at a faster rate, memory is still maintained but the efficiency of the memory system decreases. This is due to the fact that memory cycles cannot occur when a refresh cycle is executing, thus, refresh cycles occurring too frequently decrease the amount of time available for memory cycles. Of course, any change in the SCLK period will produce a corresponding change in the refresh period.

3.3.4 DATA/ADDRESS LATCHES

Data and addresses sent to the memory are latched into buffers before any memory cycle begins. This is necessary because memory cycles may be attempted while a refresh cycle is in progress. In this case, addresses and data may be present only while the MEMGO pulse is asserted on the backplane. Because the memory cycle will be suspended while the refresh cycle is executed, there must be a way to store the address and data for the attempted memory cycle. The address and data latches serve this purpose. In this way, when the refresh cycle completes, the necessary data will be available for servicing the requested memory cycle. Although the latches are not really necessary for memory cycles occurring during the absence of refresh cycles, they still perform the latching function. This assures, however, that the data is held at the RAM inputs during a write cycle.

3.3.5 PARITY GENERATION/DETECTION

A parity generator/detector circuit is used to generate parity information for data that is stored into memory and to check for correct parity for data being accessed from memory. The parity circuit monitors the data bus directly without any buffering, thus parity of data being accessed from memory is checked directly on the backplane.

On a write cycle, parity is generated at the time the address/data latches are frozen. When the 16 data bits are written into memory a short time later, a 17th bit (parity bit) also is stored. This parity bit is either set or cleared, depending on the data pattern. The sense of parity is set ODD under normal operating conditions, that is, the sum of all SET bits in the data word AND the parity bit is equal to an odd decimal number.

On a read cycle, the parity of the accessed data as it appears on the backplane is checked. If the parity is not ODD, the parity detector will generate a parity error (PE-) signal on the backplane which may be received by both the processor and the I/O cards. This informs the card which is requesting data from memory that the data presently on the backplane contains an error.

The memory will complete the data transfer regardless of whether a parity error occurs or not. That is, memory will continue to perform read (or write) cycles as long as they are requested by the processor or an I/O card. It is up to the card receiving the PE- signal to determine what action will be taken.

3.3.6 PARITY SENSE

Although the parity sense is set to ODD under normal operating conditions, it may be changed to EVEN sense under program control. This provides a means by which the parity generation/detection function may be tested for diagnostic purposes.

The sense of parity at any time is determined by the PS- line on the backplane. The PS- line is driven only by the processor. Parity sense is set to EVEN if the PS- line is low, and to ODD if the line is high.

The function of the parity circuit may be verified by writing a data location with a given parity, then changing the parity sense and accessing the same data location. The PE- line should go low during the access to signify that a parity error has occurred.

It is obvious, then, that assuming there are no hardware malfunctions, data can be accessed from memory without parity errors only if the parity sense during the access of data is the same as when that data was written into memory.

3.3.7 PARITY INDICATOR

A green LED is located on the front edge of the memory card and indicates the status of the parity checking operation of the memory. At power-on, the LED is turned on and will remain on under normal operating conditions. If, during any memory access (read cycle), a parity error is detected in the accessed data, the LED will be turned off when the PE- signal occurs. The PE- signal actually resets a flip-flop which drives the LED so that the LED will remain off after the PE signal occurs.

Operation of memory is not interrupted when the parity indicator LED is off so that it is possible for memory operation to continue. The LED is meant only to be an indication that a parity error has occurred sometime in the past. The LED may be reset under program control, or by performing a system power-on.

3.3.8 STANDBY MODE

When AC line power to the computer is interrupted, data stored in the RAM memory array is lost. If it is desired that data be retained during power interruptions, then power must be maintained on the memory card.

The memory card requires four source voltages for normal operation:

+12M

-12M

+5M

+5V

Only those voltages designated with an "M" are necessary for the memory to sustain data. The +5V source is necessary only for data transfers to and from memory. Whenever the +5V source is removed, the memory will automatically assume a standby mode and will maintain any stored data as long as the memory (M) voltages are present.

When +5V is re-applied after a power interruption, the memory automatically assumes fully operational status.

3.3.9 POWER SUPPLY CONFIGURATION

The memory card works with the power supply and battery backup option to route the necessary memory voltages to the memory and processor cards. A slide switch located at the rear of the memory card is used to select two modes of power supply operation: BATTERY and NORM.

With the slide switch set to NORM, the $\pm 12M$ and $\pm 5M$ voltages are connected directly to the $\pm 12M$ and $\pm 5M$ voltages, respectively. The $\pm 12M$ voltage is connected to $\pm 12M$ through a diode (cathode to $\pm 12M$). Also, the MLOST- line on the backplane is shorted to ground. This assumes that the battery backup option is not installed in the computer so that memory voltages are derived directly from the main voltages. Thus, when AC line power fails, memory power also fails because there is no battery backup to sustain memory.

With the slide switch set to BATTERY, the memory voltages are separated from the main voltages and it is assumed that the battery backup option is installed in the computer. Also, the MLOST- line is no longer shorted to ground. Thus, when AC line power fails, memory power is sustained by the battery pack.

During normal operation (no power failure) with the battery backup option installed, the memory voltages still are derived from the main voltages but the connection between them is on the battery backup board. The batteries then are in a charge mode. See Section V of this document for more information about the battery backup board.

3.4 INTERFACE REQUIREMENTS

3.4.1 BACKPLANE INTERFACE

The memory card interacts with the rest of the computer system solely through the rear backplane connectors which carry all control signals, clock signals, data, and power.

The control signals can be divided into three main groups: handshake signals, handshake inhibit signals, and initialization signals. These signals are responsible for the initiation and termination of memory cycles, as well as the operational status of the memory card.

The clock signals, Fast Clock (FCLK), Refresh Clock (RCLK), and Slow Clock (SCLK) synchronize memory operation to the computer system and drive the refresh circuit counter.

Finally, although the memory card uses power, it also furnishes power to the memory voltages on the backplane whenever the battery backup option is not installed in the computer system. This is accomplished by a switch that connects the processor voltages directly to the memory voltages.

3.4.1.1 Main Handshake Signals

The main handshake signals consist of MEMGO-, BUSY-, and VALID-. MEMGO- is asserted by the processor or an I/O card to request a memory cycle. BUSY- is asserted by the memory to acknowledge receipt of MEMGO- and also to hold off any further memory requests until the pending cycle completes. VALID- is asserted by the memory to signify that the requested data is presently available on the backplane (read cycle), or that the data sent to memory has been written (write cycle). See figure 3-4 for timing details of these signals.

3.4.1.2 Handshake Inhibit Signals

The memory card can be inhibited from acknowledging memory requests initiated by MEMGO-. This is necessary when the processor executes virtual control panel code or self-test code directly from ROM's on the processor card, or when data transfers are requested from a remote memory.

Two signals are used to inhibit memory operation: REMEM- and MEMDIS-. The inhibit function is accomplished by asserting either inhibit signal at the same time that MEMGO- is asserted.


Figure 3-5 shows the timing of the inhibit signals, MEMGO-, and SCLK-. The only restriction on using either inhibit signal is that it must be active at the rising edge of SCLK- whenever MEMGO- is asserted.

3.4.1.3 Clock Signals

The memory requires the two system clocks, FCLK- and SCLK-, for memory cycle and refresh cycle timing. There are four restrictions that must be observed on these clock signals for proper memory operation:

- a. FCLK- must be exactly five times the rate of SCLK-.
- b. SCLK- must be synchronous with FCLK such that all transitions of SCLK-occur on the rising edge of FCLK-.
- c. SCLK- must have a waveform that is high for two FCLK- cycles and low for three FCLK- cycles (40 percent duty cycle).
- d. The period of FCLK- must not be less than 36 nsec. This produces an SCLK-period of not less than 180 nsec.

Please note that if the above restrictions are observed, memory speed can be altered merely by changing clock speed. If the SCLK- period is changed from 227 nsec, then the refresh counter must be modified to correct the refresh rate. (See paragraphs 3.3.3 and 3.7.8). There is no upper limit imposed on the FCLK- period.



MEMGO-SET UP TIME

$$t_{ms} > 10 ns$$

MEMGO- HOLD TIME

$$120_{ns} < t_{mh} < 225_{ns}$$


BUSY- ASSERTION, CLEAR

$$\text{@}\, \text{ns} <^{\text{tbs}}_{t_{\text{SC}}} < 70_{\text{ns}}$$

VALID- ASSERTION, CLEAR

ALL TIMING RELATIVE TO SCLK- ON BACKPLANE

Figure 3-4. Handshake Timing



DISABLE SET-UP TIME $t_{rs} > 30 ns$ DISABLE HOLD TIME $0 < t_{rc} < SHC$

Figure 3-5. Handshake Disable Timing

3.4.1.4 Initialization Signals

The memory monitors two control signals on the backplane for initialization purposes: PON+ (Power On) and CRS- (Control Reset).

PON+ is received by the memory through a D-type flip-flop. While this control signal is false (low), the memory will ignore any requests for a memory cycle. If the memory voltages are still present, however, memory refresh will still function and retain data stored in memory.

When the CRS- line is asserted (low), the parity valid indicator (LED) will be turned on.

3.4.1.5 Power Sequencing Requirement

Because of the type of RAMs used in memory, it is necessary that -5M be present at the RAMs before +12M is applied.

3.5 OPERATING CHARACTERISTICS

3.5.1 INITIALIZATION

When the memory card is installed in the computer system and power is applied (PON high), the memory array must be initialized by writing data into every location. This is necessary because the data bits in the memory array assume random states on an initial power turn-on so that incorrect parity will exist in many locations. It is the responsibility of the processor to write data (any data) into all memory locations so that correct parity is established in all locations.

3.5.2 INPUT DATA/ADDRESS SET-UP REQUIREMENT

When data is to be written to (or read from) memory, it is necessary to supply the address of the location where the data is to be written (or accessed). Also, in the case of a write, the data to be stored must be supplied on the data bus. A certain set—up requirement must be observed to guarantee proper memory operation under all conditions. See figure 3-6 for timing details.




Figure 3-6. Read/Write Cycle

3.5.3 WRITING DATA INTO MEMORY

To write data into memory, the memory requires four items from the external environment:

- a. A MEMGO- signal to initiate the memory write cycle.
- b. The address of the memory location to which the data will be stored.
- c. Address bus bit 15 (R/W) cleared (low).
- d. The data to be written.

In response, the memory will assert the following signals:

- a. A BUSY- signal to acknowledge the receipt of MEMGO- and to hold off any further requests for a memory cycle.
- b. A VALID— signal to signify that the data has been accepted and the write cycle is complete.

The above sequence of events is detailed in figure 3-6. It should be noted that the write cycle is the same whether it is a processor or DMA write.

3.5.4 READING DATA FROM MEMORY

To read data from memory, the memory requires three items from the external environment:

- a. A MEMGO- signal to initiate the memory read cycle.
- b. The address of the memory location from which the data will be read.
- c. Address bus bit 15 (R/W) set (high).

In response, the memory will perform the following:

- a. Assert the BUSY- signal to acknowledge the receipt of MEMGO- and to hold off any further requests for a memory cycle.
- b. Assert the VALID— signal to signify that the requested data is available on the backplane data bus.
- c. The memory drives the requested data onto the backplane data bus. The data is available ± -50 nsec referenced to the trailing edge of VALID-

(assuming an SCLK period of 180 nsec). The set-up and hold time increase with increases in the SCLK period.

The above sequence of events is detailed in figure 3-6. It should be noted that the read cycle is the same whether it is a processor or DMA read.

3.5.5 RECOVERY FROM PARITY ERRORS

Whenever a parity error occurs in data that is accessed from memory, the memory will notify the card requesting the memory cycle that a parity error has occurred by asserting the PE- signal on the backplane. Also, the parity indicator LED on the memory card will be reset (turned off). The memory is still able to perform any subsequent memory cycles without any resetting. The only resetting that should be done, as far as the memory is concerned, is to reset the parity indicator LED. This can be done under program control by issuing a CLC to select code 0. The indicator can also be reset by turning off and re-applying AC power to the system, regardless of the presence or absence of the battery back-up option.

3.6 FUNCTIONAL THEORY OF OPERATION

A functional block diagram of the memory card is shown in figure 3-7. The following paragraphs describe the function of each block.

3.6.1 INTERFACE BUFFERS

The interface buffers are composed of two sections of an S240 and are used to receive the clock signals (SCLK-, RCLK+, and FCLK-) and the handshake disable signal (REMEM-) from the backplane. They also are used to assert the handshake signals VALID- and BUSY- on the backplane during memory cycles.

3.6.2 ADDRESS LATCH

The address latch, composed of two S373 transparent latches, receives the address bits and the R/W bit (bit 15 of the address bus) from the backplane. The primary function of this latch is to store the address bits of a requested memory cycle while a refresh cycle is executing.




Figure 3-7. Memory Functional Block Diagram

3.6.3 DATA-IN LATCH

The data-in latch, composed of two S374 latches, receives the data bits from the backplane to be stored in memory. The primary function of this latch is to store the data bits of a requested memory cycle while a refresh cycle is executing.

3.6.4 DATA-OUT BUFFER

The data-out buffer, composed of two S241 bus drivers, drives the backplane data bus with the requested data during read cycles.

3.6.5 PARITY GENERATOR/COMPARATOR

The parity generator/comparator is composed of two S280 parity detectors and is used to detect correct parity of data being accessed. Also, working in conjunction with the parity control circuit, the generator/comparator generates the parity bit to be stored with data on write cycles.

3.6.6 PARITY CONTROL

The parity control circuit is used to control:

- a. The writing of generated parity bits during write cycles.
- b. The presenting of parity bits for comparison on read cycles.
- c. The parity indicator LED.

3.6.7 PARITY INDICATOR

The parity indicator LED indicates if a parity error has occurred. If the LED is ON, the parity is valid; if OFF, a parity error has occurred.

3.6.8 ADDRESS MULTIPLEXER

The address multiplexer is composed of three 240-type bus drivers and is used to present the row and column addresses to the RAMs during memory cycles, and the refresh row address during refresh cycles.

3.6.9 DYNAMIC RAM ARRAY

The dynamic RAM array is the main memory array used for the storage of data. It is composed of 34 $\,$ 16K-bit RAMs (K = 1024) which store the $\,$ 16 bits of each data word plus a parity bit for a total of 32,768 words of memory.

3.6.10 TIMING AND CONTROL

Timing and control is a general term and refers to all the circuitry needed to:

- a. Control the actions of storing and retrieving data.
- b. Latching in data and addresses.
- c. Issuing the parity error signal.
- d. Controlling row-to-column multiplexing for the RAMs.
- e. Supplying read/write strobes to memory.
- f. Supplying the handshake control signals.

3.6.11 REFRESH CONTROL

The refresh control circuitry generates refress row addresses and periodic refresh cycles for the retention of data in the RAMs.

3.7 THEORY OF OPERATION

The following paragraphs contain detailed theory of operation for the memory. Refer to the schematic diagram (drawing numbers D-12004-60001-51 and D-12004-60001-52, located at the rear of this section), as necessary.

3.7.1 INTERFACE BUFFERS

The interface buffers consist of two sections of a 74S240 line driver (U516). One section (permanently enabled by a ground connection at U516-19) receives REMEM- and the three clock signals FCLK-, RCLK+ and SCLK- from the backplane and buffers these signals for use on the memory card.

The other section of the buffer drives the BUSY- and VALID- handshake signals to the backplane. This buffer normally presents a high impedance to the backplane. When the handshake signals are to be asserted on the backplane, the IBUSY+ signal occurs first and gates itself onto the backplane through U52-6. When BUSY- and VALID- are de-asserted, the buffer is held enabled by CAS+ (U52-5), which is de-asserted one SHC later. The reason for this is that when BUSY- and VALID- are de-asserted, the backplane is driven to the inactive states for these signals much faster than if it were allowed to return to the inactive state by the pull-up on the processor alone.

These signals are shown in the timing diagram in figure 3-8.

3.7.2 ADDRESS LATCH

The address latch consists of two 74S373 transparent latches (Ul16 and Ul17). These latches are frozen at the beginning of every requested memory cycle, whether a refresh cycle is in progress or not. That is, whenever a memory cycle is requested, the address latch will latch the address bits while they are available on the backplane regardless of whether the memory is idle or performing a refresh.




Figure 3-8. Memory Cycle Timing

The sequence of events is as follows: a MEMGO- pulse is received at U49-11 and appears inverted at U49-13. The resulting MEMGO+ signal appears at the J input of the BUSY flip-flop, U53-11. On the falling edge of SCLK+, the BUSY flip-flop sets (U53-9 goes high), which asserts BUSY- on the backplane and also sets the J input of the DI flip-flop (U43-11) high. On the falling edge of FCLK+, which occurs one FCLK cycle after the falling edge of SCLK+, the output of the DI flip-flop sets (U43-9 high, U43-7 low). The AD CLK- line, coming from U43-7, goes low and freezes the address latches at this point.

The K input to the DI flip-flop (U43-12) is connected to the complementary output of the BUSY flip-flop (U53-7). As a result, since the DI flip-flop is clocked by FCLK+, its output will follow the corresponding output of the BUSY flip-flop delayed by one FCLK cycle. The AD CLK-line, therefore, will be asserted (low) one FCLK cycle after BUSY is asserted and will be de-asserted one FCLK cycle after BUSY is de-asserted.

3.7.3 DATA-IN LATCH

The data-in latch consists of two 74S374 latches (U46 and U414). These latches are controlled by the DI CLK+ signal from the DI flip-flop (U43, described in paragraph 3.7.2).

The data-in latch receives the data bits from the backplane to be stored in memory. The operation is the same as the address latch, described in paragraph 3.7.2.

3.7.4 DATA-OUT BUFFER

The data-out buffer consists of two 74S241 line drivers (U44 and U413), and drives the requested data onto the backplane data bus during read cycles. The buffer is enabled to drive the backplane by both the RE+ and RE- control signals from the RE flip-flop at U43-5 and U43-6, respectively. These outputs only occur during read cycles and are generated as described in the following paragraphs.

A MEMGO- pulse is sent to the memory card to initialize a read cycle. At the next falling edge of SCLK+, the BUSY flip-flop (U53) is set. One FCLK later, the DI flip-flop (U43) sets, latching in the address of the requested data. Note that bit 15 (R/W) of the address bus is used to signify whether the requested memory cycle is a write or read cycle. In the case of a read cycle, this line is asserted high. This line is routed to the "out enable" AND gate (U417-4), which enables the RE flip-flop for operation during this memory cycle.

On the falling edge of FCLK+, corresponding with the next falling edge of SCLK+, the VALID flip-flop (U610) sets (enabled by QD from the shift register at U66). The IVALID+ signal appears at U417-5, setting the "out enable" AND gate high, enabling the RE flip-flop. One FCLK cycle later, the RE flip-flop sets and the data-out buffers drive the requested data onto the backplane.

The RE flip-flop remains set as long as the DI flip-flop remains set. When the BUSY flip-flop is reset towards the end of the memory cycle, its complementary output (U53-7) goes high, enabling the K input on the DI flip-flop (U43-12). On the next falling edge of FCLK+, the DI flip-flop resets and its complementary output (U43-7) goes high, enabling the K input of the RE flip-flop (U43-2). The next falling edge of FCLK+ resets the RE flip-flop and the data-out buffer is disabled.

Thus, the data-out buffer is disabled two FCLK cycles after the reset of BUSY and one FCLK cycle after the reset of DI CLK+.

Note that RE is de-asserted two FCLK cycles after VALID— is de-asserted. Because the trailing edge of VALID— is used to clock data from the memory, the data is held on the backplane for these two FCLK cycles to satisfy data hold—time requirements.

3.7.5 PARITY CIRCUIT

The general term "parity circuit" refers to all the circuitry necessary for the memory card to perform the parity generation and detection function, the writing of correct parity into memory during write cycles, and the control of the parity indicator LED.

The main part of the circuit consists of two 74S280 parity generator/detector circuits (U47 and U416). These circuits monitor data on the backplane constantly; and create the necessary information for checking the parity of accessed data and writing the parity bit for stored data. The following paragraphs describe the parity generation and detection sequence; figure 3-8 shows the timing.

3.7.5.1 Parity Generation

The parity generator circuit generates the parity bit which is stored with the data during any write cycle. When the PS-line (U47-4) is low, the sense of the parity generator is said to be EVEN, that is, the generator will insure that the summation of all set data bits in a data word PLUS the corresponding parity bit will equal an even decimal number in any given location in memory. The two S280 parity generators each have two outputs, labeled E (even) and O (odd). These outputs are true (high) whenever the parity of the data on the inputs is even or odd, respectively. Because each generator monitors eight

data lines, the four outputs of the generators (two E and two O outputs) must be combined to generate parity for the 16-bit data word.

The E output of either generator will be true whenever there is an even number of ones at their respective data inputs. Note that the PS line forms one input for the parity generator at U47. Since this line is high for normal operation, the only way the E output will be high on this generator is if there are an ODD number of data bits on its remaining inputs. Therefore, if both E outputs are true, this signifies that there is an odd number of data bits set (an even number on U416 and an odd number on U47). This is the condition for ODD parity, and as a result, the parity generator must not set the parity bit.

A similar argument holds for the O outputs, U416 will have its O output set if there an odd number of bits set. U47 will have its O output set only if there are an EVEN number of data bits set (because the PS line also is high). This again is the condition for ODD parity and the parity bit must not be set.

Because the occurrence of either pair of outputs being true signifies that the parity bit should be clear, or, in Boolean terms,

$$\begin{pmatrix} E & \cdot & E \\ A & B \end{pmatrix} + \begin{pmatrix} O & \cdot & O \\ A & B \end{pmatrix} := \overline{P}$$

this function is implemented by a 74S51 (U411). The output at U411-6 is false (low) whenever the data has odd parity and true for even parity. The parity bit written into memory is set whenever the data has even parity, thus preserving the odd parity requirement. Note that the PS-line is high for odd parity, which is normal operation.

When a MEMGO- pulse is received by the memory card, the data to be written is available after the beginning of the next SHC of SCLK. Data must be valid on the backplane by the falling edge of FCLK+ occurring midway into the SHC. It is at this point that the data is latched into the input buffers. The next FCLK cycle is used to allow the parity generator to perform the comparison and present the parity bit at U411-6. On the next rising edge of SCLK+, the PB CLK+ line (U417-8) goes high, clocking the D flip-flop at U57-11. The parity bit that was generated is now latched at U57-9 and is available at the parity RAM input.

3.7.5.2 Parity Detection

When data is driven onto the backplane by the memory, it is monitored by the parity detector circuits for correct parity. The parity comparison described under parity generation (starting with paragraph 3.7.5.1) for a write cycle, is the same as the parity detection performed on a read cycle (described here) with one important exception: The parity bit in memory on a write cycle is presented to the detector at U416-4; the parity bit on a read cycle is enabled to the detector by RE+ at U417-1.

As discussed under parity generation, the parity bit is set when the two generators detect different summation senses, that is, the E output is true on one generator when the O output is true on the other generator, and vice versa. On a read out of memory of stored data, if the senses are opposite, the parity bit presented to U416 will be set and change its sense to match that of U47. Thus, the output of U411-6 will go low during the data access.

Similarly, if the senses are the same during the access, the parity bit will be low when presented to U416 and will not change its sense. The output at U411-6 will again be low.

This output is used to generate the PE- signal. U411-6 will always be low when the parity of accessed data is correct.

During a data access from memory, the RE+ signal is asserted to enable the data-out buffers (U44, U413). This signal also enables the parity interrupt circuit at U59-13 and U63-13. The data will have settled by the time the row-address-strobe (RAS+) pulse is de-asserted and this event is used to generate the parity strobe (PAR ST-). The PAR ST- signal comes from U410-6, being initiated by the trailing edge of RAS+ and terminated by the trailing edge of CAS-.

If the parity of the output data is incorrect, U411-6 will be high and U59-11 will be low. On the leading edge of PAR ST-, the output at U49-10 will go high and be gated onto the backplane at P2-10 (PE-). Also, the parity indicator flip-flop (U49-6) will be reset, turning off the parity indicator LED.

On the trailing edge of the PAR ST- signal, the PE- signal will be de-asserted but the parity indicator flip-flop (U49) will stay reset. This flip-flop can only be reset by U64-ll going high by either a CRS- or PON-.

3.7.6 ADDRESS MULTIPLEXER

The address multiplexer is composed of two 74S240 drivers (U113 and U114) and one LS240 driver (U110). These drivers provide the refresh row address, and the row and column address to the RAM address lines. The triple, 3-input NAND gate (U17) provides an interlock to prevent more than one driver from driving the RAM address bus simultaneously.

During refresh cycles, the row and column address drivers are disabled by the RC- signal appearing at U17-2 and U17-5. The RC+ signal enables the refresh row address driver to drive the bus with the refresh address from U19.

At times other than during refresh cycles, the row and column address drivers are enabled (not simultaneously) to drive the address bus. The selection of which driver is enabled is done by the CAS+ and CAS signals. At all times

that CAS is not asserted, the row address driver is enabled. During a memory cycle, as the address of the desired memory location appears on the backplane, the low-order seven bits (bits 0-6) appear directly at the RAM array through the enabled row address driver. When the CAS signal is asserted, the row address driver is disabled and the column driver is enabled, presenting the next seven bits of the memory address (bits 7-13) and the CAS- signal to the RAM array. The cross coupling on U17 at U17-3, U17-12, U17-1, and U17-6 is an interlock preventing the enabling of one driver until the other driver is disabled.

3.7.7 DYNAMIC RAM ARRAY

The dynamic array is composed of 34 RAM elements which are the storage elements on the memory card. Each RAM is a $16K \times 1$ array, thus 16 of them form a 16K times 16 or a 16K, 16-bit word memory array. Because a parity bit is needed for each word, a 17th RAM is needed for 16K words plus 16K parity bits. As a result, 17 RAM elements are needed for each 16K words of memory.

The array is arranged in two rows of 17 RAMs each, thus each row contains 16K words of memory. The address multiplexer can only address 16K words of memory (14 bits), however, so there must be a way of selecting which row is being addressed during memory cycles. This is accomplished by address bus bit 14. This bit appears at U54-1 and U59-1. When refresh cycles are not occurring, this bit controls the selection of the two memory rows. When bit 14 is clear, the input at U63-4 is high, enabling the RAS signal to row 0. When bit 14 is set, the input at U63-1 is high, enabling the RAS signal to row 1. See paragraph 3.7.8 for operation during refresh cycles.

For the reading or writing of data in memory, the RAM elements require the address bits of the desired location, the row address strobe (RAS), column address strobe (CAS), and the write enable signal (WE).

The address bits are supplied to the RAM elements as described in paragraph 3.7.6. The RAS signal occurs during every memory cycle, being generated by U54-11 by the ORing of the START pulse and the QD output of shift register U66. This signal is routed to either row as described in the previous paragraph. The CAS signal is generated by U53-5 during memory cycles and occurs one SHC after RAS. CAS is presented to the RAMs by U114-3. The write enable signal is derived from address bus bit 15 and appears as a positive true signal at U63-10. This signal is set up at the time the address is valid on the backplane. It must be valid at the RAMs by the time CAS- is presented to the RAMs. The write enable signal is disabled from the RAMs during refresh cycles by U63-9 being low. If the write enable signal is not asserted, the RAM array defaults to read mode.

3.7.8 MEMORY REFRESH CIRCUIT

The refresh circuit provides refresh row addresses and refresh pulses at regular intervals to sustain data in memory.

The refresh intervals are generated by a 74LS390 (U16). The RAM elements must be refreshed every two milliseconds and because there are 128 row addresses in each memory row, the refresh circuit must produce 128 refresh cycles every two milliseconds. (During refresh cycles, corresponding RAMs in each memory row are refreshed simultaneously.) The 128 refresh cycles every two msec necessitates a refresh cycle every 16 microseconds. Since the refresh counter is clocked by RCLK (U16-1), and RCLK has a period of 227 nsec, a divide-by-70 count is required. The outputs of U16 are monitored by U510-12 and 13 for the correct count and a reset is generated through U54-8. The output at U16-13 then has a positive transition every 16 usec, and this edge is used to initiate refresh cycles at the Refresh Pending (RP) flip-flop at U611-13.

Refer to figure 3-9 for the following discussion.

When a negative edge occurs at U611-13, the RP flip-flop sets and, if BUSY is not asserted, a high will appear at the input to the Refresh Start (RS) flip-flop at U613-11. On the next falling edge of SCLK-, the RS flip-flop sets and immediately sets the Refresh Cycle (RC) flip-flop. In addition, a pulse is sent from U59-8 to enable the START flip-flop to start the shift register sequence.




Figure 3-9. Memory Refresh Cycle

Once the RC flip-flop sets, the memory is inhibited from performing memory cycles by the following inhibit points: U53-15 and U610-15 asserted low and U69-9 asserted high. RC+ also goes to U17-10 to clock the Refresh Address counter (U19) and enable the Refresh Row address driver. Note that the occurrence of each refresh cycle increments U19.

As the START pulse occurs and progresses through the shift register at U66 (clocked by FCLK), the RAS+ pulse is generated at U54-11 and appears at both memory rows through U63. When the Qc output of the shift register occurs, it resets the Refresh Pending flip-flop at Q11-14. This sets up the inputs of the Refresh Start flip-flop to be reset on the next falling edge of SCLK-. After this occurs, the K input of the Refresh Cycle flip-flop gets set and on the next falling edge of SCLK-, the RC flip-flop resets, ending the refresh cycle.

Note that the output of NAND gate U64-8 normally stays high at all times. This insures that the refresh circuit attains the proper state on the initial power turn-on.

3.7.9 MAIN CONTROL CIRCUIT

All cycles of the memory, whether memory or refresh cycles, are initiated by the AND-OR invert gate U64. The Boolean equation below will aid in understanding the combinational function of this gate.

$$(\overline{\text{MEMGO}} + \overline{\text{MEGO}} + \overline{\text{PONB}} + \overline{\text{RS}} -) \cdot (\overline{\text{REMEM}} + \overline{\text{PONB}} + \overline{\text{RS}} -) \cdot (\overline{\text{RCB}} + \overline{\text{RS}} -) \cdot (\overline{\text{PONB}} - + \overline{\text{RS}} -) = \text{GO} +$$

The + or - at the end of each term signifies the active state of that signal at the input of U64.

The appearance of the Refresh Signal (RS-) in all groups in the equation indicates that when a refresh cycle starts, the GO+ signal is asserted regardless of the condition of the other signals (including the power-on signal PONB).

The PONB- signal in term four prevents any cycles except refresh cycles from occurring during power down.

The REMEM+ signal in the second term prevents any memory cycles from occurring while it is asserted.

Memory cycles are initiated by MEMGO- (in term one in the above equation) under normal conditions, and by MEGO- (also in term one) when a memory cycle is held off by a refresh cycle (this is explained in paragraph 3.7.11).

When a GO+ signal is received by the START flip-flop at U610-11, START+ will be asserted on the next falling edge of SCLK+, enabling the input of the shift register at U66-3. The shift register, which is clocked by FCLK-, produces shifted pulses which are used to generate the RAS signal, enable the inputs of the various control flip-flops, and provide resets for the refresh circuit, the START flip-flop, and the MEGO flip-flop.

3.7.10 MEMORY CYCLE SEQUENCE

When a memory access is initiated, an I/O card or the processor card asserts MEMGO-, which appears at U69-12. If no refresh cycle is occurring, then GO+ appears at U69-8 and enables the START flip-flop. On the rising edge of the next SHC, the START flip-flop sets and enables shift register U66. At this time, the address for the desired memory location is valid on the backplane and is set up through U116, U117, and U113 to the inputs of the RAMs.

When the START+ signal is asserted, the RAS+ signal appears at U54-11 and then, through U63, is asserted at the RAMs, strobing in the row address. BUSY- is asserted on the same SCLK+ edge as START+, being enabled by MEMGO-through U49-13.

One FCLK cycle later, the DI+ and AD CLK- signals are asserted, latching in the data and address and holding them for the duration of the memory cycle. On the falling edge of SCLK-, the parity bit is clocked to the parity RAM at U57-9 and CAS+ is generated by U53. This signal then disables U113 and enables U114, presenting the column address and the CAS- signals to the RAMs.

When the QE signal appears at the shift register (U66) output, the START flip-flop is reset. At the same time, VALID- is asserted on the backplane to signify that data is about to become valid (on the backplane). One FCLK cycle later, RE+ is asserted, enabling the accessed data to the backplane. When the QD output of the shift register resets, the RAS+ signal is released, causing the PAR ST- signal to be asserted at U410-6. This signal will cause a parity interrupt to be generated if data parity is incorrect.

BUSY- is released on the next SHC of SCLK. The VALID- signal also is released, clocking data out of the memory card. RE+ and CAS+ are released one SHC later to satisfy data hold time requirements.

3.7.11 MEMORY CYCLES OCCURRING DURING REFRESH CYCLES

Refer to figure 3-10 for timing information concerning the signals in the following discussion.

Whenever a refresh cycle is in progress, the memory cannot service a request for a memory cycle. Instead, the memory card must store the data and address for the requested memory cycle, allow the refresh cycle to complete, and then perform the suspended memory cycle.

When a refresh cycle is in progress, the MEGO flip-flop (U611) is enabled to monitor requests for memory cycles. This results from U410-10 being low, allowing SCLK+ to clock the MEGO flip-flop. When a MEMGO- is received, the MEGO flip-flop is set and it immediately sets the BUSY flip-flop. This prevents any subsequent requests for memory cycles until the present cycle is serviced.

As in a normal memory cycle, the DI+ and AD CLK- signals occur one FCLK cycle after BUSY is set and latch in the data and address.

After the refresh cycle completes, a memory cycle is initiated immediately (U69-11 goes low because the MEGO flip-flop (U611) is set). The memory cycle proceeds in normal fashion, with the MEGO flip-flop being reset on the QD pulse from the shift register (U66). Note that QD could not reset MEGO during the refresh cycle because U59-4 was held low at this time.

3.7.12 REFRESH CYCLES OCCURRING DURING MEMORY CYCLES

When a memory cycle is in progress, refresh cycles are held off. This results from the BUSY- signal appearing at U510-1, disabling the RP signal from appearing at the Refresh Start flip-flop (U613).

When the BUSY signal is released at the end of the memory cycle, RS and RC are asserted at the next falling edge of SCLK- so that a refresh cycle can start immediately.

Refresh cycles can only be held off for one memory cycle by the above sequence, and thus cannot be held off indefinitely by recurring memory cycles.

See figure 3-11 for timing details of refresh cycles occurring during memory cycles.




Figure 3-10. Refresh Cycle Holding off Memory Cycle




Figure 3-11. Memory Cycle Holding Off Refresh Cycle

3.7.13 PON INITIALIZATION

The PON+ signal is received by the memory card through a D type flip- flop (U57). When power is initially applied to the memory card, an RC time delay consisting of Rl2, C2, and U64 insures that the PON flip-flop initializes to the clear state.

Before PON+ appears on the backplane, the memory card is held in a reset state, that is, memory cycles cannot be initiated. Refresh cycles are performed, however, and will continue to do so in the absence of PON+ as long as +5M is present.

When PON+ appears on the backplane, it is clocked into the memory card by the refresh signal at U57-3. This enables the memory card for normal operation.

3.7.14 TEST POINTS AND DIAGNOSTIC FUNCTIONS

The memory card contains three power supply test points to verify the status of the -5M, +5M, and +12M voltages. These test points are located at the front of the memory card (see figure 3-12) and are isolated by series resistors to prevent accidental loading of the supply voltages.

TTL signals may be applied to the four locations listed below to check the refresh circuit function on the memory card.

LOCATION	DESIGNATION	DESCRIPTION
U54 - 1	REF DIS-	A ground on this test point will cause the refresh circuit to stop functioning. Used with EXT RO- to vary refresh oscillator rate.
U510-4	EXT RO-	An external oscillator may be applied at this point (with a ground connected to REF DIS-). The external oscillator will then be considered the refresh oscillator by the memory.
U17-9	OSC-	A ground on this point will not stop refresh cycles but will prevent the generation of incremental row addresses.
U67-3	INIT-	A ground on this point will reset the refresh counter and refresh generator to their initial state.

3.8 PARTS LOCATIONS

Parts locations for the memory card are shown in figure 3-12.

3.9 PARTS LIST

The parts list for the memory board is shown in table 3-1. Refer to table 6-39 for the names and addresses of manufacturers of the parts.





Figure 3-12. Memory Card Parts Locations


Table 3-1. Memory Card Parts List


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12004-64001	5	i	ASSEMBLY-04KB MEMORY	28480	12004-64001
C3 C4 C5 C6 C7	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6	31	CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C8 C9 C10 C11 C12	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% SOVDC CER CAPACITOR-FXD .22UF +80-20% SOVDC CER CAPACITOR-FXD .22UF +80-20% SOVDC CER CAPACITOR-FXD .22UF +80-20% SOVDC CER CAPACITOR-FXD .22UF +80-20% SOVDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C13 C14 C15 C16 C17	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C18 C19 C20 C22 C23	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C24 C25 C26 C27 C28	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C29 C30 C31 C33 C34	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C35	0160-4842	6		CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480	0160-4842
CR1 CR2 CR4 CR5	1990=0485 1901-0731 1902-3105 1902-3114 1901=1082	5 7 8 1	1 1 1 1	LEN-VISIBLE LUM-INT=800UCD IF=30MA-MAX DIODE-PWR RECT 400U 1A DIODE-ZNR 5.62V 2X DO-35 PD=.4W DIODE-ZNR 6.19V 2X DO-35 PD=.4W DIODE-3CHOTTKY 1N5817 20V 1A	28480 28480 28480 28480 28480	5082-4984 1901-0731 1902-3105 1902-3114 1901-1080
03	1854-0215	,	1	TRANSISTOR NPN SI PD#350MW FT#300MHZ	04713	2N3904
R1 R2 R3 R4 R5	0757-0294 0757-0294 0757-0294 0757-0294 0757-0294	9 9 9 9	11	RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	19701 19701 19701 19701 19701	MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F
R6 R7 R8 R9	0757-0294 0757-0294 0757-0294 0698-3447 1810-0279	9 9 9 4 5	6 3	RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 NETWORK-RES 10-SIP4.7K OHM X 9	19701 19701 19701 24546 01121	MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F MF4C1/8-T0-17R8-F C4-1/8-T0-422R-F 2104472
911 912 R13	1810+0279 1810+0279 0698-3444	5 5 1	í	NETHORK-RES 10-SIP4.7K OHM X 9 NETHORK-RES 10-SIP4.7K OHM X 9 RESISTOR 316 12 .125W F TC=0+-100	01121 01121 24546	210A472 210A472 C4-1/8-T0-316R-F
R14 R15 R17 R21 R22	0698-3441 0698-3447 0698-3447 0757-0294 0698-3447	8 4 4 9 4		RESISTOR 215 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100	24546 24546 24546 19701 24546	C4-1/8-T0-215R-F C4-1/8-T0-422R-F C4-1/8-T0-422R-F HF4C1/8-T0-17R8-F C4-1/8-T0-422R-F
R23 R24 R25 R26 R27	0757-0294 0698-3447 0757-0294 0698-3447 0757-0280	9 4 9 4 3		RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 422 1% 125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F TC=0+-100	19701 24546 19701 24546 24546	MF4C1/8-T0-17R8-F C4-1/8-T0-422R-F MF4C1/8-T0-17R8-F C4-1/8-T0-422R-F C4-1/8-T0-1001-F
R 2B R29 R30 R31	0757-0280 0757-0417 0698-3441 0698-3155	3 8 8 1	1	RESISTOR 1K 1% .125W F TC=0+-100 RESISTOR 562 1% .125W F TC=0+-100 RESISTOR 215 1% .125W F TC=0+-100 RESISTOR 4.64K 1% .125W F TC=0+-100	24546 24546 24546 24546	C4-1/8-F0-1001-F C4-1/8-T0-562R-F C4-1/8-T0-215R-F C4-1/8-T0-4641-F

Table 3-1. Memory Card Parts List (Continued)

S1		Code	Mfr Part Number
U16			
U17	1 SWITCH-SLIDE, DPDT	28480	3101=0642
U28	1 IC CNTR TTL LS DECD DUAL 4-BIT 1 IC GATE TTL S NAND TPL 3-INP 1 IC CNTR TTL LS BIN DUAL 4-BIT 34 IC NMOS 16384-BIT RAM DVN 200-NS 3-B IC NMOS 16384-BIT RAM DVN 200-NS 3-8	01295 01295 07263 0003J 0003J	8N74L3390N 8N74810N 74L3393PC UPD416D=2 UPD416D=2
U20	IC NMOS 16384-BIT RAM DYN 200-NS 3-8	0003J 0003J 0003J 0003J	UPD4160-2 UPD4160-2 UPD4160-2 UPD4160-2 UPD4160-2
USS	IC NMOS 16384-BIT RAM DYN 200-N8 3-8 IC NMOS 16384-BIT RAM DYN 200-NS 3-8	0003J UE000 UE000 UE000	UPD416D=2 UPD416D=2 UPD416D=2 UPD416D=2 UPD416D=2
U44	IC NMOS 16384-BIT RAM DYN 200-NS 3-8	0003J UE000 UE000 UE000	UP04160=2 UP04160=2 UP04160=2 UP04160=2 UP04160=2
US2	IC NMOS 10384-BIT RAM DYN 200-NS 3-8 5 IC FF TTL S J-K NEG-EDGE-TRIG 2 IC RFR TTL S OCTL 1-INP 2 IC FF TTL S D-TYPE OCTL 2 IC GEN TTL S PAR GEN 9-BIT	0003j 01295 01295 01295 01295	UPD416D=2 3N743112N 3N743241N 8N743374N 8N743280N
U63 U64 U66 U66 U67 U67 U67 U67 U67	IC GATE TTL S NOR QUAD 2-INP IC GATE TTL S NOR QUAD 2-INP IC FF TTL S Jak NEG-EDGE-TRIG IC GATE TTL S OR QUAD 2-INP I IC FF TTL S D-TYPE POS-EDGE-TRIG	01295 01295 01295 01295 01295	8N74802N 8N74802N 8N748112N 9N74832N 8N74872N
U110	I IC GATE TTL S NAND QUAD 2=INP I IC GATE TTL S NAND QUAD 2=INP I IC SCHMITT=TRIG TTL LS NAND QUAD 2=INP I IC FF TTL S D=TYPE POS=EDGE=TRIG CLEAR IC INV TTL S MEX 1=INP	01295 01295 01295 01295 01295	8N74300N 8N74338N 8N74L5132N 8N748174N 8N74804N
U210	1 IC GATE TTL S AND-OR-INV 1 IC BFR TTL LS LINE DRVR OCTL 3 IC RFR TTL S INV OCTL 1-INP IC BFR TTL S INV OCTL 1-INP 2 IC LCM TTL S OCTL	01295 01295 01295 01295 50364	SN74864N 8N746240N 8N748240N 8N748240N 743373N
U215	IC LCH TTL S DCTL IC NMOS 16384-BIT RAM DYN 200-NS 3-S	50364 0003J 0003J 0003J 0003J	748373N UPD416D=2 UPD416D=2 UPD416D=2 UPD416D=2
U312	IC NMOS 16384-BIT RAM DYN 200-NS 3-8	0003J 0003J 0003J 0003J	UPD416D=2 UPD416D=2 UPD416D=2 UPD416D=2 UPD416D=2
U317 1818-U341 8	IC NMOS 16384-BIT RAM DYN 200-NS 3-S IC NMOS 16384-BIT RAM DYN 200-NS 3-S	0003J 0003J 0003J 0003J	UPD416D-2 UPD416D-2 UPD416D-2 UPD416D-2 UPD416D-2
U411 1820-1158 2 7	IC NMOS 16384-BIT RAM DYN 200-NS 3-8 IC NMOS 16384-BIT RAM DYN 200-NS 3-8 IC GATE TTL S OR QUAD 2-INP 1 IC GATE TTL S AND-OR-INV DUAL 2-INP IC GFF TTL S OCTL 1-INP	0003J 0003J 01295 01295	UP04160=2 UP04160=2 8N74832N 8N74851N 8N748241N
U414 1820-1677 0 U416 1820-1638 3 U417 1820-1367 5 U510 1820-1201 6 U511 1820-1450 7	IC FF TTL S D-TYPE OCTL IC GEN TTL S PAR GEN 9-BIT I C GATE TTL S AND GUAD 2-INP I C GATE TTL LS AND GUAD 2-INP I C GFR TTL LS NAND GUAD 2-INP	01295 01295 01295 01295 01295	3N743374N 3N743280N 8N74308N 3N74L308N 3N74337N
U516 1820=1633 U610 1820=0629 U611 1820=0629 U613 1820=0629 U614 1820=0683	IC 8FR TYL S INV OCTL 1=INP IC FF TYL S J-K NEG=EDGE=TRIG IC FF TYL S J-K NEG=EDGE=TRIG IC FF TYL S J-K NEG=EDGE=TRIG IC INV TYL S HEX :=INP	01295 01295 01295 01295	3N748240N 3N743112N 3N743112N 3N7431112N 3N74314804N







4.1 INTRODUCTION

The Hewlett-Packard HP 12035A Power Supply provides the necessary regulated voltages and power control logic signals for the HP 1000 L-Series Computer System.

4.2 PHYSICAL CHARACTERISTICS

The HP 12035A Power Supply consists of three assemblies, as follows:

A1	D-12035-60002-51	250W Mother Board
A 1A 1	D-12035-60003-51	Driver Board
A 1A 2	D-12035-60004-51	Logic Board

In addition to the assemblies listed above, the L-Series Computer System includes a battery back-up card. This assembly is covered in Section V of this document.

The power supply slides into the front of a 5-1/4 inch high rack as shown in figure 4-1. A male connector on the rear of the power supply mates with female connectors on the computer backplane. A front power panel contains a power cord receptacle (J1), a fuse post (F1), line selector switch (S2), a 25kHz output jack, an external fan power jack (J3), and the power control logic connector (J4).

4.2.1 INPUT POWER CONNECTOR

The input power connector (J1) is a standard 3-pin power cord receptacle. The connector is UL/CSA listed and is rated at 15 amperes.




Figure 4-1. HP 12035A Power Supply

4.2.2 BACKPLANE INTERFACE OUTPUT CONNECTOR

The backplane interface connector is a dual male connector designed to mate with one 20-pin female connector one 4-pin female connector.

Pin assignments for the backplane interface connector are as follows:

```
PIN
                 SIGNAL NAME
        -12V MEMORY VOLTAGE SENSE
 1
 2
        +12V MEMORY VOLTAGE SENSE
 3
        +12V LOGIC (4A MAX)
 4
        -12V LOGIC (2A MAX)
 5
        +5V MEMORY VOLTAGE SENSE
 6
        NOT USED
 7
        NOT USED
 8
        POWER ON (PON) SIGNAL
 9
        POWER FAIL WARNING (PFW) SIGNAL
10
11
        +5V LOGIC (30A)
12
13
14
15
16
17
18
19
        DC COMMON, 25kHz COMMON, AND CHASSIS GROUND
20
21
22
23
        25kHz PHASE 2, 14VRMS (TO GND)
        25kHz PHASE 1, 14VRMS (TO GND)
24
```

4.2.3 SINGLE-PHASE 25KHZ OUTPUT CONNECTOR

The front-panel mounted, single-phase 25kHz output connector (J13) is a 3-pin connector (part number 1251-2164) rated at 15 amperes. For best regulation, shielded 14 gauge, twisted pair wire is recommended.

4.2.4 POWER CONTROL CONNECTOR

The power control connector (J4) is used for the external logic signals Line Power Up (LPU), Power Supply Up (PSU), and the SYNC signal used when power supplies are connected in parallel for both CPU's and peripherals. The pin assignments are as follows:

PIN	SIGNAL NAME
1	N/C
2	N/C
3	100kHZ SYNCHRONIZATION INPUT
4	LOGIC GROUND
5	LINE POWER UP (LPU)
6	N/C
7	POWER SUPPLY UP (PSU)
8	SHIELD GROUND
9	N/C

4.2.5 EXTERNAL FAN CONNECTOR

The external fan connector (J3) provides 115V - 25% + 10%, 15 watts maximum, for an external fan. Phasing is unnecessary.

4.2.6 INDICATORS

Three LED indicators are located at the lower right hand corner of the front of the power supply and can be observed through an oval aperture. These indicators indicate the status of the power supply under normal and malfunctioning conditions, as shown on the next page.

NOTE

A lit indicator is shown as an $% \left(1\right) =\left(1\right) +\left(1\right) +\left($

LINE	FAULT	OPER.	
(GREEN)	(RED)	(GREEN)	
0	0	0	No line voltage. Check for blown fuse, no line cord, poor line cord connection, or dead line voltage circuit.
*	0	0	AC line voltage but no DC voltage at the output of the supply. Check to see if the Test-Operate switch is in the OPER position. If OK, replace the drive board or the logic board.
*	*	0	Line voltage present but a fault has occurred such as an over voltage or over current condition. Check the line voltage versus the line voltage range selected. Also check for shorted outputs. The AC switch must be cycled (turned OFF then back ON) to restore normal operation after the fault is corrected.
*	0	*	Normal operation. All six DC voltages and maximum load currents are within specified limits.

4.3 SPECIFICATIONS

Specifications for the HP 12035A Power Supply are listed in table 4-1.

Table 4-1. Specifications

INPUT VOLTAGE: 2 ranges, selectable at power supply front panel.

115V Selector Position: 86 to 127 VRMS, 47 to 66 Hz

230V Selector Position: 195 to 253 VRMS, 47 to 66 Hz

POWER FACTOR:

0.65, full load

SURGE CURRENT:

Less than 15 amperes from cold start. Less than $\,\,20\,\,$ amperes after one minute down time, then restart.

INPUT CURRENT, FUSING:

3AG normal blow; 7.0 amperes for 115V range, 3.0 amperes for 230V range.

POWER INPUT, NO LOAD:

Less than 40 watts (includes internal fan).

EXTERNAL FAN POWER:

Up to 15 watts @ 86 to 127 VRMS.

Table 4-1. Specifications (Continued)

TRANSIENT SUSCEPTIBILITY:

Positive or negative spikes on the differential or common mode of up to 1KV with 30 nsec rise and 375 nsec duration, at a repetition rate of once per hour, will not cause damage nor interruption to operation.

Longer transients of up to 500V with rise time of 250 nsec and duration of up to 50 usec at repetition rates not to exceed 10 per year will not cause damage. Hard shutdown may occur; this can be reset by cycling the power switch.

CONDUCTED RFI BACK ON LINE INPUT:

Below Level A VDE conducted and radiated RFI specifications.

POWER INTERRUPTIONS:

Line voltage detector monitors the peak-to-peak value of line voltage. At nominal line voltage on either range, the Power Fail Warning (PFW low) will be generated if the line voltage drops to zero for 20 msec or greater (approximately one cycle).

At other line voltages, the minimum dropout times to PFW are as follows:

86VAC: greater than 5 msec

195VAC: greater than 10 msec

230VAC: greater than 25 msec

LINE VOLTAGE SAG:

An instantaneous drop in line voltage within the allowable range may cause PFW to go low, but Power On (PON) will not be pulled low. Such a sag must exceed -30% drop to generate PFW. Steady state sags below minimum range will generate PFW continuously low, although a critical boundary condition can cause PFW to cycle at a 3 msec low minimum and a maximum repetition rate of 120 pps. Under these conditions, PON will remain high.

LINE VOLTAGE SURGE:

Surge voltages of up to 1.5 times the 115 V or 230 V range for 0.5 cycle every 5 seconds will not disturb normal operation, and will not generate power fail warning signals.

LINE OVER-VOLTAGE:

Application of line voltage of 2 times nominal for more than one second will blow the input fuse. The power supply can withstand this malfunction for up to 100 times during its life before component failure, if not repeated at less than one hour intervals. This feature is primarily to protect against inadvertent application of a 220/230V line while configured to 115V range.

OUTPUT VOLTAGES, CURRENTS, TOLERANCES, AND PARD:

(PARD = Periodic And Random Deviation, 10Hz to 500kHz, measured with differential probes (HP 1806A/180, or equivalent) at output connector.)

DC OUTPUT VOLTAGES, TOLERANCES, AND PARD:

+5V +/-2% PARD 50mV nominal; 300mV maximum

+12V + /-6% PARD 100mV maximum

-12V + /-6% PARD 100mV maximum

A C OUTPUTS: 25kHz SINE-WAVE POWER:

- 1. SPLIT PHASE, 3 pins on rear connector, 19.5VRMS $\pm -8\%$ each phase with conditional output up to 5ARMS maximum.
- 2. SINGLE PHASE, 2 pins on front connector, 27VRMS +/-8% conditionally up to 12ARMS maximum (one line is chassis ground).

NOTE: Refer to appendix B for application information.

MAXIMUM POWER/CURRENT OUTPUT RATINGS:

HP 2103L: +5V @ 25 ADC

+12V @ 4 ADC -12V @ 2 ADC

25kHz (either port or sum of both) 70 watts

HP 1000 L-Series System: +5V @ 30 ADC

+12V @ 3 ADC -12V @ 1.5 ADC

25kHz (either port or sum of both) 140

watts

INLET TEMPERATURE:

HP 2103L: 0 to 55 degrees Centigrade to 15,000 feet (4572 metres)

HP 1000 L-Series System: 0 to 55 degrees Centigrade to 10,000 feet

(3048 metres), with linear derating to 45 degrees Centigrade at 15,000 feet (4572

metres).

MINIMUM INLET AIR FLOW RATE:

Minimum flow rate of 20 CFM @ 200 feet/minute velocity (43 BTU/hour)

SYNCHRONIZATION INPUT:

1 to 12V peak-to-peak, 100nsec minimum pulse width at $100 \,\mathrm{kHz}$ +/-1% synchronizes internal switching frequency to external clock.

POWER CONTROL LOGIC SIGNALS (INPUTS):

LPU (Line Power Up), High True. Can be connected in parallel with other supplies in system (+5V logic level).

PSU (POWER SUPPLY UP), High True. Can be connected in parallel with other supplies in system (+5V logic level).

LOGIC SIGNALS FOR CPU USE (OUTPUTS):

PFW (Power Fail Warning), Low True; warns CPU of failing power. All voltages are held within specified tolerance for 5 msec after this signal goes low. 100mA sink capability, open collector TTL. Rise and fall times less than 50 nsec.

PON (POWER ON), High True; goes high after all DC voltages are up and within regulation. Stays high for 5 msec after PFW goes low at which time all output voltages must be within their tolerances. 100mA sink capability, open collector TTL. Rise and fall times less than 50 nsec.

SHORT CIRCUIT PROTECTION:

All DC and AC power outputs are fault protected for short circuits. Supply will shut down, lighting the FAULT light, if the output is shorted. To reset, the AC power switch must be cycled (turned OFF for 5 seconds, then ON). If the output short persists upon re-turn on, the FAULT light will come back on.

OUTPUT UNDER-VOLTAGE AND OVER-VOLTAGE PROTECTION:

+5V output is sensed for over voltage. If +5V exceeds 6.5V, supply will shut down. (This can occur if the Vout potentiometer setting is too high.) To reset, the AC power switch must be turned OFF, then ON_{\bullet}

4.4 BINARY SIGNAL LEVELS

Most of the logic used in the power supply is implemented with standard CMOS or Schottky TTL devices. Schottky TTL high logic levels are approximately +2.5 to +4.5 Vdc; low logic levels are approximately 0.0 to +0.8 Vdc. CMOS levels are less than 1 Vdc (logic low) or greater than 11 Vdc (logic high). The actual values measured will vary due to the type of device, the load, and the condition of the device. When using positive logic, a high is "true" and a low is "false".

4.5 THEORY OF OPERATION

The HP 12035A power supply provides three DC output voltages for DC power to the backplane, and two sine-wave high frequency (25kHz) power output ports to power the system peripherals. The power supply operates from 50 to 60 Hz primary power over a wide range of input voltages (see table 4-1) selected by a two-position selector switch on the front panel.

A functional block diagram of the power supply is shown in figure 4-2. Also see the schematic diagram, drawings 12035-60002, 12035-60003, and 12035-60004, located at the rear of this section.


The basic operation is described in the following paragraphs (refer to the mother board schematic diagram, 12035-60002).

4.5.1 MOTHERBOARD (PART NUMBER 12035-60002)

The schematic diagram for the motherboard is shown in drawing 12035-60002. A photograph of the motherboard is shown in figure 4-3. The motherboard contains a low voltage driver supply, RFI filter, input AC crowbar, bridge rectifier, 50kHz switching regulator, sine-wave inverter, and an output rectification section consisting of rectifiers, filters, and post regulators.

4.5.1.1 Low Voltage Driver Supply

The low voltage driver supply powers the drivers and regulation loop so that this circuitry can be referenced to system ground (i.e., isolated from the line and neutral). The dual primary step-down transformer, T3, also functions as a 2-to-1 step-down auto transformer for operating 115V fans when operating on 195 to 253 VRMS line potentials. It is designed to power the internal 115V fan and one external fan of equal power (+/-5 watts) for cooling the card cage.






Figure 4-3. Motherboard (12035-60002)

The design is a conventional capacitive input bridge supply with one exception: A sensor is required for the computer to recognize power cycle dropouts and low line conditions. An additional single rectifier diode, CR5, combined with a capacitor, Cl4, and circuitry on the logic card provide this detection. The differential voltage is sensed across Cl4 with a discharge time constant of 55 msec with the discharge path on the logic card. As long as 50/60 Hz is present, the full-wave rectifier will charge the capacitive input filter, Cl7, with 100/120 Hz pulses of current through CR5 in parallel with Cl4. If a cycle should drop out, Cl4 will be discharged. Reverse polarity across Cl4 will turn on a differential comparator on the logic board, thus providing a warning signal, Soft Fail Shutdown (SFS), to the CPU.

The output of the capacitive input filter is 17 to 35 VDC over the line variations, which feeds a +12V three-terminal regulator U5. The current consumption of the driver and logic board from this supply is approximately 250 mA.

4.5.1.2 Input Crowbar, RFI Filter and Line Rectifier

The principle of a line switching power supply uses direct rectification of the line voltage without an input transformer to reduce size and weight of the supply. To utilize the two line ranges of nominally 115V and 230V RMS, a bridge rectifier is switched from a full-wave bridge to a full-wave doubler into a pair of electrolytic input filter capacitors (C25, C28). Switch S2 provides this switching function as well as the switching of the primaries of T3 from series to parallel for the two ranges. This results in nominally 300 VDC across the two large energy storage electrolytic capacitors C25 and C28 in series. The switching regulator uses this voltage as the input to transform down to +150 by pulse-width modulation at 50 kHz. This 50 kHz load current flows through C25 and C28. Because their 50 kHz impedance consists mostly of the equivalent series resistance at that frequency (which is not particularly low), some 50 kHz voltage (ripple) appears across these storage capacitors. To keep this high frequency ripple from conducting back into the mains, a differential RFI filter is incorporated. This consists of a dual choke, L5, and a capacitor, C29, across the input. Two capacitors (C30, C31) from line and neutral to case ground also are used to attenuate the common mode capacitively-coupled high frequency.

An AC crowbar consisting of a triac (Q7) and a pulse-rated (watt-second) resistor (R31) in series is connected across the line to neutral. The triac is triggered by an opto-coupled SCR (U8) through bridge rectifier U10, to provide full-wave triggering of the triac, thus providing 1/2 cycle response (8.33 to 10 ms for 60/50 Hz, respectively) time.

The purpose of the AC crowbar is to blow the input fuse (normal blow 3AG) upon sensing an over-voltage condition across the two storage capacitors or into the sine-wave inverter. (See paragraphs 4.5.1.3 and 4.5.1.4). The worst case fuse is the 7 ampere fuse used on the 115V linewhich must hold for low line of 86 VRMS and full power output (approximately 7.0 amperes RMS). This 7 ampere

3AG normal blow fuse will blow in approximately 70 msec at a nominal voltage of 230 VRMS. The peak blowing current is 46 amperes with the triac actuated. With the normal drops via the input line impedance, the voltage is dropped significantly to stop charging the storage capacitors to a voltage that would exceed their surge voltage rating, thus protecting against capacitor failures. The over voltage is sensed by two 200V zener diodes (CR16, CR18) which limit the voltage to an absolute maximum of 420V. The 200V zener diodes the SCR opto diode (U8) to allow isolation and power gain so that small diodes can be used. This circuit thus protects against inadvertent application of 230 VRMS at the input to the supply while on the 115V selected range.

Another mode of over voltage is encountered if the switching regulator transistors (Q5, Q6) fail to turn off (shorted emitter to collector). This causes the inverter input voltage to increase by a factor of about 2, which would cause the +5 volt logic voltage to increase to approximately 10 volts, causing severe damage to the logic loads. Another zener diode of 200V (CR17) is used back to the opto SCR from the output of the switching regulator. Because this failure could happen under normal operation due to a defective transistor, a transient over voltage of the +5V logic could be possible, even though the fuse will be blown. For this reason, pulse-rated ("Transorb") zener diodes are used on all cards with the +5V logic voltage.

4.5.1.3 Switching Regulator

The switching regulator consists of the high voltage power switching transistors Q5 and Q6, diode CRl3, inductor L4 and two series 5uf output capacitors C24 and C27. The driver transformer (T4) is a dual unit which isolates the drive circuitry on the driver board from the line-operated power switches, and provides the base currents with variable on and off times. Diodes CR14 and CR15 are used across the base-to-emitter junctions of the power transistor switches (Q5, Q6) to provide a bi-directional termination for the driver transformer(s) to sink the turn off current (IB2) after the stored charge has been removed from Q5 and Q6. The primary of the driver transformer is driven by a tri-level waveform which consists of a turn-on base current of 250mA minimum for a period of time between zero and ten microseconds, determined by the feedback control voltage. At the end of the "on" period the drive current reverses (in less than 100 nsec) to an equal current for a nearly equal amount of time in the reverse polarity direction. This allows -250mA minimum to flow from the switching transistor base to remove the minority carriers stored, and turn the transistor off quickly. between 1.0 to 2.5 microseconds to accomplish, depending on transistor characteristics and the particular loading conditions of the supply. turn-off time is made slightly longer than the turn on time in the driving tri-level waveform to assure proper turn off.

The areas of the turn—on and turn—off waveforms are approximately the same and of opposite polarity, such that when passed through the driver transformer they do not cause appreciable residual flux, which would lower the transformer's permeability. The net result of using this tri-level waveform is to allow suitable drive to the switching transistors while maintaining low transient losses, and also allowing small driver transformers to be used. Small transformers help to reduce common mode EMI coupling by maintaining a low primary—to—secondary capacitance.

At full control voltage, the drive waveform to each switching transistor is a square wave with equal on and off times. This allows each switching transistor to provide a 0 to 50 percent duty cycle to control the input-voltage-to-output-voltage ratio of infinite step down up to 2-to-1 step up to 1-to-1 transformation, however, the switching To allow transistors are in parallel and are driven 180 degrees out of phase, such that when one unit is fully off, the other is fully on, and vice versa. This causes the switching rate to increase to 50kHz, yet each device is only The parallel combination and the 180 degrees drive operating at 25kHz. relationship then provide a switching regulator capable of a 0 to 100 percent duty cycle (or 1:0 to 1:1 transformation of Vin/Vout). This allows regulation over a very large variation in input line voltage.

The ratio for the 115V range is 86V to 127V or 1.48 to 1, and for the 230V range 195 to 253V or 1.30 to 1. Zero to full load variations add to this ratio requirement of the switching regulator to make it necessary to regulate over a 2 to 1 range of input voltage to output voltage.

The energy storage elements for the switching regultor are the inductor L4, and the two series-connector capacitors C24 and C27. The input of L4 is switched to +300V during the on-time and released during the off-time. When released, IA tries to hold the current constant by producing counter EMF (reversing the polarity of voltage across L4), and causing CR13 to conduct. CR13, called a "catch diode", is a fast-recovery rectifier which conducts the inductor current during the off time. The load is taken off the output Bleeder resistors across each of these capacitors capacitors C24 and C27. minimize capacitive and load imbalances to provide a centertapped voltage The voltage across this supply for the half-bridge inverter that follows. center-tapped capacitor output will be about 150 to 170 VDC depending on load conditions and will have a few volts of 50kHz ripple under full load. The capacitors are of polypropolene dielectric construction to provide the low losses required for this application. Ripple currents of up to 4 amperes peak flow through these capacitors at 25kHz (full sine wave, 60 percent duty cycle).

For prevention of over current of the switching transistors while in the on-state, and of the SCR's in the sine-wave inverter (see paragraph 4.5.1.4) a parallel combination of two current sensing resistors, R20 and R21, is provided in the common leg, sensing the inductor current during the turn-on portion of the duty cycle. If this peak current flowing through the parallel sense resistors exceeds the forward voltage required to turn on the LED of the opto-isolator U7, the opto transistor is driven, which removes the drive to

the T4 primaries, and lights the FAULT LED (red). This condition is latched by Q1 and Q2, which requires the +12 volt low voltage bias supply to be turned off to release the latch (AC input switch recycling).

4.5.1.4 Sine-Wave Inverter

The sine-wave inverter consists of Q3 and Q4, which are high-frequency switching integrated thyristor rectifiers (ITR's, which are SCR's with integral reverse rectifiers across them) dual resonator inductor L3; resonator capacitor C19; current limiting capacitor C18; the output transformer T1; and the driver trigger transformer T2. The ITR's are triggered with a 7.5 to 8.5 usec trigger pulse of greater than 50mA, typically 100mA at 25kHz repetition rate, synchronized with the 50kHz switching regulator driver.

The frequency of resonance is set at about 1.35 times for ITR self-commutation turn off and to prevent excess dissipation.

The inverter is triggered immediately upon AC line turn on with the +12V bias supply. The switching regulator drive is delayed and ramped up at a rate of approximately six volts per millisecond. At turn off the drive is ramped down to provide a down ramp of 30 volts per millisecond from the switching regulator. This degausses the output transformer, so that upon subsequent turn on the output transformer will not be driven into saturation. The turn on "ramp-up" reduces the output surge current required to charge the rectifier-filter sections for +5 and +/-12 volt outputs. In addition to the ramp-up, C18 provides current limiting on the sine-wave inverter. Capacitors C2O and C22, and R16 and R19 are networks across the ITR's which limit the rate of voltage rise so as not to exceed 750 volts per usec.

The rate of current rise is a sine function limited by the resonance of the L3 inductor and C19, the resonating capacitor. The "Q" of the dual inductor L3 is in excess of 5 at the operating frequency to maintain low losses and good waveform purity.

Gate trigger current can be measured by utilizing the T2 transformer secondary loops and a clip—on current oscilloscope probe. External synchronization using test point E5 on the driver board should be used to observe the phase relationship between the two SCR triggers.

CAUTION

When making these measurements make sure that exposed metal of the current probe does not touch the SCR heat sink or circuit components. This circuitry is NOT ISOLATED from the primary line voltage.

4.5.1.5 Output Rectifiers, Post Regulators

Two secondary windings on T1, the output transformer, provide the AC voltages required for +5V and +/-12V rectification. A third winding provides a 25kHz sine-wave output port at about 27 VRMS for external point of load rectification and regulation. This winding is available at a front panel connector (J13). The single-phase output is grounded on one side for safety reasons. A twisted, shielded pair of 18 to 14 gauge wire is recommended for the transmission cable to minimize voltage drops and losses in regulation.

The +5V logic voltage is capable of providing 30 amperes output (150 watts), and uses Schottky rectifiers (CR9, CR10) for the highest possible efficiency. A center-tapped, full-wave rectifier circuit is used to minimize drops and the number of rectifiers required.

The forward voltage drops of the Schottky rectifiers, which vary with the +5V load current, are compensated by the loop feedback to the regulator and compared with a voltage reference. The loop then increases the inverter AC output to compensate for forward drops in the Schottky rectifiers and other DC drops in the 5V, 30 amp DC output circuit. The AC output and the rectified DC output from the U4 bridge rectifier vary as a function of +5VDC loading. For this reason and to reduce +/-12 volt load regulation and ripple variations, post regulators are used to regulate the +12 and -12 volt outputs. Ul and U2, two terminal fixed voltage regulators, regulate the +12 volt and -12 volt logic outputs, respectively.

The input voltage to the +12 and -12 volt regulators is rectified with a bridge rectifier used as two center-tapped rectifiers of opposite polarity. The winding feeding the bridge has its center tap terminated to the horizontal mounting frame of T1, which is +5V common ground. The positive and negative outputs of the bridge feed choke input filters to maintain 180 degrees conduction of the rectifiers and maintain a sine-wave with low harmonic content. Output surge current limiting at turn on is controlled by the current limiting capacitor C18 on the output of the inverter, and the ramp-up rate controlled by the driver board circuitry.

4.5.2 DRIVER BOARD (PART NO. 12035-60003)

The schematic diagram for the driver board is shown in drawing 12035-60003. A photograph of the driver board is shown in figure 4-4. The driver board contains a phase-lock type of oscillator (U14) operating at approximately 96kHz (adjustable by R5); a divide-by-4 counter stage (U24), a tri-level trigger generator and driver for the ITR's; a two-phase, tri-level waveform generator, duty cycle control and drivers for the switching regulator; and a

voltage regulator loop with low time constant reference and adjustment (R6) for the +5V.

4.5.2.1 VCO and Phase-Locked Loop Synchronization

A CMOS 4046 voltage controlled oscillator (VCO) and phase locked loop integrated circuit (U14) is used to provide a temperature stable frequency oscillator (approximately 0.03 percent per degree Centrigrade), which is adjustable from 93 to 130kHz with potentiometer R5. Normally, this is set to about 96 kHz and is divided by 4 by counter U24 and connected to square-wave buffer (U23). The output of the square wave buffer is available at test point fourth of the VCO frequency. reads 24kHz, one and normally Synchronization is provided by the phase-locked loop phase detector input to U24. The pre-amplifier into the detector accepts inputs from 300mV to the Vdd supply (12V) as a lockable input source. The loop filter consists of R23, C12, R8 and C13. The lock-up range is about 2:1; far in excess of what is necessary. It is designed to synchronize on a crystal-derived clock in the 100kHz range, and yet free run at an adjusted frequency approximately 5 percent below the synchronized input frequency.

4.5.2.2 SCR Gate Drive

The SCR gate drive circuit is used for triggering the ITR's. The square wave from U14 is divided by a divide-by-four (U24). The Q outputs from U24 (see figure 4-5) are buffered by U23 and drive differentiator capacitors C4 and C5, (The time (T) is 16.5 usec.) The and the 22K ohm resistors in U43. differentiators are set to zero by CR1 and CR5 at the end of each cycle. Each differentiator feeds an input of two voltage comparators (U21A, U21B) which are referenced on the opposite inputs with approximately 7.1 VDC. sharp-rising waveform from the differentiator turns on the comparator output for a period equal to about 0.5T, at which time the voltage on the differentiator output decays to the 7.1 volt level. This forms a pulse at each output for each transition of the 25kHz square wave, which are equal and opposite in phase. These pulses are fed to the complementary CMOS drivers (U31, U41) which drive each end of the SCR trigger transformer (T2, located on the mother board). This results in a tri-level waveform as shown in figure 4-5. Each SCR will trigger only with positive current pulses. Therefore, each SCR will trigger on alternate polarities of the tri-level waveform.




Figure 4-4. Driver Board (12035-60003)




Figure 4-5. SCR Drive Waveforms

4.5.2.3 Switching Regulator Tri-Level Drive

The switching regulator transistors (Q5 and Q6 on the mother board) require a pulse-width controlled waveform that will provide a forward base current for a controlled period of time followed immediately with a reverse base current to turn the device off quickly by pulling out the minority carrier stored charge in the base region. In order to couple this drive to the bases of the switching transistors with small transformers, the time on must be approximately equal to the time off, or, in other words, the waveform must be symmetrically about zero volts to eliminate DC magnetizing current in the core and prevent core saturation.

To generate these waveforms both integrating and differentiating networks are used. In contrast to the SCR drive, the integrating networks provide the "on" time while the differentiating networks provide the "off" time. The same voltage reference is used on all comparators. Figure 4-6 shows the waveform generation.

In order to provide 0 to 100 percent duty cycle, each drive will provide 0 to 50 percent duty cycle phased 180 degrees out of phase at 25kHz with the other. Each switching transistor operates at 25kHz, yet the overall switching rate for the circuit is 50kHz. Storage time in the high-voltage switching transistors in this circuit is unimportant because the control will compensate for storage time and there is a complete one-half cycle to turn the device off in the worst case.

The value of L4 is 1.0 mHenrys at 3 amperes DC. This limits the peak current to less than 3 amperes for the "worst case" off time. Both of the switching transistors Q5 and Q6 must conduct this current as well as the "catch diode" CR13.

Polypropolene capacitors C21 and C27 are used for the switching regulator output to maintain low losses with large current charges at high frequencies.

4.5.2.4 Loop Regulator

To provide the loop gain and the stabilized reference voltage, a uA723 voltage regulator integrated circuit (UI3) is used. The internal reference voltage is 7.15 V nominally. A potentiometer (R6) is used to reduce this reference down to +5V and to eliminate production variations. The 723 differential amplifier then amplifies the difference between the +5V (25 ampere) logic output to the adjusted reference divider by the gain (approximately 1000) of UI3. The output of UI3 then feeds a two-stage transistor amplifier (Q1, Q2) to provide a low output impedance on the control line at the proper voltage level and range of voltage swing. C6 and R17 form a noise filter to prevent "impulse" type noise on the control line of the waveform generator.




Figure 4-6. Two-Phase Switching Regulator Waveforms

A major loop roll-off corner frequency is formed by the output capacitor and choke input filter on the Schottky rectifier output of the +5V logic output. With load, this corner frequency changes considerably. At no load, the corner frequency is approximately 0.5Hz and at full load moves up to approximately 30Hz. To stabilize the loop, a 22uf capacitor (C8) in series with a 215-ohm resistor (R18) at the high impedance compensation node of Ul3, starts to roll the loop gain off at about .0Hz and is taken out at about 10Hz by R18. The final post amplifier roll-off is accomplished by the +5V output filter (L6 and C11 on the mother board in parallel with the load on the +5VDC output.)

The open-loop DC gain is in excess of $70 \, \text{db}$, which provides the very tight regulation of the +5V to within $10 \, \text{mV}$ from no load to full load, typically when measured at the output capacitor on the copper strips.

4.5.2.5 Soft and Hard Fail Shutdown

Soft fail shutdown is an organized shutdown wherein the battery backup system and a power-fail software routine save the memory information. The stored charge in the input line rectifier capacitors allow the supply output to carry over the regulated voltage for a minimum of 5msec after the loss of primary power to allow the execution of the power-fail routine. The power supply will recover from a soft fail shutdown by itself without operator intervention. Once the condition causing soft fail shutdown has returned within limits the supply will ramp up to within specifications and issue the Power On (PON) logic signal.

The soft fail shutdown line is a normally high (+12V) level and goes low upon shutdown, staying low until released by the sensor pulling it down. Sensors on the soft fail shut down include line drop out and brown out level sensing, as well as Line Power Up (LPU), an external peripheral power supply sense input.

Hard fail shutdown is sudden and abrupt. It is used for catastrophic component failures or human-induced failures that would damage hardware if shutdown was not done immediately. Over-current on the inverter or switching regulator, over-voltage on the +5V logic bus, or undervoltage on the post regulated outputs (including short circuits) will cause hard fail shutdown. Hard fail shutdown lights a red LED at the right lower corner of the front The hard fail shutdown is a latched condition. panel of the supply. cause is well known, such as accidentally shorting out a DC output supply, then the AC switch can be recycled immediately to set the supply in operation again. If the cause is not known, the supply should be separated from the load before recycling the switch. If one of the outputs has been shorted or held low by the load, the supply will come up after removing the load, and cycling the AC power switch. The loads then can be resistance checked with an ohmmeter to find the shorted load. If the loop has gone out of control, the +5V output will ramp up to 6.5V maximum then quickly issue a hard fail shutdown, which causes the output to go to zero and the red light to light. Internal component failures of Schottky rectifiers, post regulators and other components can also cause hard fail shutdown. The fast shutdown prevents further over stress and damage to other components.

Two other LED light sources are at the front panel lower right corner. A green one on the left of the hard fail shutdown red LED, indicates that AC power is present and that the +12V internal supply is operating. The green LED to the right of the red hard fail FAULT light, indicates that the PON logic signal has been issued and the supply is up and regulating.

4.5.3 LOGIC BOARD (PART NUMBER 12035-60004)

The schematic diagram for the logic board is shown in drawing 12035-60004. A photograph of the logic board is shown in figure 4-7. The logic board contains under-voltage limit comparators, line drop-out detector, Soft Fail Shutdown and Hard Fail Shutdown; and the Line Power Up, Power Supply Up, Power On, and Power Fail Warning logic.

The logic board monitors the line voltage and drop-out condition; the output DC voltages for under-voltage conditions; and the conditions of other supplies in a system interconnection. It then outputs the Power On Signal (PON); and the Power Fail Warning (PFW) signal.

Built in timing on this card provides the carry over time between PFW and PON going low and PON going true at turn on. It provides this delay to allow variations in the output to settle down before the computer is turned on.

4.5.3.1 Under-Voltage Limit Comparators

Two quad comparator packages, U8 and U9, provide the comparison of six output voltages with low limit references. One comparator in U9 provides accurate thresholding for the carry-over time constant, and the other comparator in U8 provides the line drop-out detector function. To make the low limit comparison reasonably accurate, a reference voltage is required for each voltage to be checked. In addition, negative output voltages must be checked with positive quadrant comparators, which require DC translation. Ul and reference diode CR2 with its associated resistors form the stable reference voltage from which all the references are derived. Potentiometer Rl allows adjustment to 4.8V via test point El to E7 (Gnd). This sets up one of the reference voltages used for the +/-12V supplies. The -12V supply uses CR10, a two-percent zener diode to translate the voltage into a positive voltage that can be compared by the unipolar comparator.

A voltage divider from El to ground in resistor package U7R provides the various positive voltages needed for the lower limits of +5L, +5M, +12L, and +12M. A resistive voltage divider consisting of a 1K resistor in U4 and

resistors R17 and R18 are used to translate the -12V memory bias voltage.

Outputs of comparators on the + and -12VL, +12VM, -5VM, and +5VM are open collector ORed and pulled up by a 3.16K resistor in U4R. This line is called DCC and is available at test point E5. The comparator on the +5VL line feeds a 100K pull-up resistor (U4R) and a 1 uf capacitor (C2) to ground forming, a 100msec a 100ms time constant on the rising waveform into NAND gate U5. The other input to the NAND is DCC. After inversion through another cell of U5 acting as an inverter, the signal becomes DCU. This signal goes true (high) when all supply outputs have exceeded their limits and settled out (which is provided by the 100 msec time delay).

4.5.3.2 Line Drop-Out Detector, SFS and HFS

The detection of line drop-outs is provided by an RC time constant on the motherboard in the +12INT supply and a differential amplifier (U8) on the logic card. The RC time constant as described in paragraph 4.5.3.1 is detected by the differentially-connected operational amplifier U8 on the logic board. The resistor network for the differential connection is incorporated in the U7 package. The absolute value of the voltage on the filter capacitor in the low voltage supply causes an imbalance in the differential amplifier under minimum line voltage conditions which also produces an output. The output is a "soft fail" shutdown described in paragraph 4.5.2.5. Capacitor C6 around the operational amplifier in the form of positive feedback provides dynamic hystresis and forms a one-shot multivibrator when the differential threshold is exceeded. This causes the output low SFS pulse width to always be greater than 2 msec. At power supply turn on, SFS goes high as soon as the +12VINT supply comes up.

The logic formed by U5 and U6 gate packages and the discrete diode logic "OR" gate generates the soft fail and hard fail shutdown (described in paragraph 4.5.2.5) from the DCC (E5) and line dropout detector (LDD) signals. To prevent hard fail shutdown occasionally with soft fail shutdown, a delayed disable signal is required to the switching regulator drivers to provide a more controlled soft fail shutdown. This is provided by U5 which generates the disable signal from the line dropout detector.




Figure 4-7. Logic Board (12035-60004)

4.5.3.3 LPU, PSU, PON, and PFW Logic

The LPU (Line Power Up) and PSU (Power Supply Up) signals are provided for an ANDing function if several supplies are used in a system. If this option is used, and if any supply in the system is without primary power none of the supplies in the system will come up (Soft fail shutdown). LPU provides this function. It is an open-collector line requiring 2mA maximum sink current, and can be ORed with similar lines. It is a bi-directional line and can be "daisy chained" to several system power supplies. When the primary power is turned off or removed from the input, the line will sink up to 6mA.

Under the conditions where an external supply sinks the LPU line, SFS (Soft Fail Shutdown, low true) will be pulled low and PFW (Power Fail Warning) will be held low at the CPU backplane. LPU is a TTL-compatible level (0.4V maximum, low; 2.2V minimum, high). PFW is an open-collector output with the pull-up resistor on the CPU. A sink capability of 100mA is provided at standard TTL levels on PFW. The rise and fall times must be less than 50 nsec and they must be free of noise. To provide this feature, U3, a Schmitt trigger, and the corresponding RC networks are used. SFS is also pulled low by the line dropout detector as described in paragraph 4.5.2.5, which in turn pulls PFW low. Upon PFW going low, the carry-over time is generated by Rll, C8, and U9. This pulls DCC low causing DCU and PSU to go low. external power supplies that the CPU power is off and the logic I/O buses will be unreliable. In turn, PON will be pulled low which turns the CPU off.

In the time between PFU low and PON going low, the CPU has had time to execute the power fail routine (guaranteed 5msec from PFW to PON going low). PON is conditioned to maintain less than 50 nsec rise and fall time, with up to 100mA sink current at TTL levels with no noise. Again, the Schmitt trigger (U3) with corresponding RC time constants perform this feature. An external low on PSU will also halt the CPU by pulling PON low. The electrical characteristics of PSU are similar to LPU. If primary power is not present on the power supply, PSU will also be held low, sinking up to 6mA (200 ohms maximum).

4.6 TROUBLE DIAGNOSIS

SYMPTOM

POSSIBLE FAULT

Blows fuse (3AG, 7A)

Line voltage selector switch (A1S2) set to wrong range.

Shorted AlQ5 or AlQ6.

Shorted A1CR13.

Defective AlQ3 or AlQ4.

Connector J3, or A1Q1, A1Q2, A1Q3, or A1Q4 pin jack open.

Shorted triac AlQ7.

Shorted opto-isolator AlU7.

Shorted AlU10.

Defective driver board (12035-60003).

FAULT light comes on upon turn on

Shorted Schottky rectifier, A1CR9 or A1CR10.

+5VL shorted to ground.

ITR's A1Q3 or A1Q4 shorted.

Bridge rectifier AlU4 shorted.

25kHz outputs shorted.

+5V ADJ set too high.

SYMPTOM POSSIBLE FAULT

LINE light does not come on Line voltage not getting to unit.

Check driver board loading 12VINT (A1U5).

Check logic board loading 12VINT (A1U5).

A1CR5 open.

AlU6 open.

OPER light does not come on LPU is being held low (logic board).

DC voltages did not come up.

FAULT light comes on after power supply has operated long enough to warm up. Leaky Schottky rectifier A1CR9 or A1CR10.

Slow turn off of AlQ5 or AlQ6.

Overloaded output(s).

Output loads increase with operating time.

Defective driver board.

4.7 PARTS LOCATIONS

Parts locations for the HP 12035A power supply are shown in figures 4-8 through 4-10.

4.8 PARTS LIST

The parts lists for the power supply are shown in tables 4-2 through 4-5. Refer to table 6-39 for the names and addresses of manufacturers of the parts.




Figure 4-8. Motherboard Parts Locations




Figure 4-9. Driver Board Parts Locations




Figure 4-10. Logic Board Parts Locations

Table 4-2. Power Supply Replaceable Parts List

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
				All the second s		
	12035-60005	3	1	POWER-I/O PANEL	28480	12035-60005
C1	0160-3451	1	1	CAPACITOR-FXD .01UF +80-20% 100VDC CER	28480	0160-3451
O1	0362-0561 1251-3812 1251-4687 1251-5227 1251-5361	170	3 1 2 1 5	CONNECTOR-SEL CONT GDISC-FEM TAB CONNECTOR S-PIN H MINTR RECT CONTACT-CONN U/W-UTIL FEM CRP CONTACTOR S-PIN UTILITY CONTACT-CONN U/W-WINTR-RECT FEM CRP	28480 28480 28480 28480 28480	0362-0561 1251-3612 1251-4687 1251-5227 1251-5361
	1251-5910 1251-5917 2110-0564 2110-0565 2110-0569	2 8 8 E	1 4 1 1	CONNECTOR 4-PIN F POST TYPE CONTACT-CONN U/W-POST-TYPE FEM CRP FUSEMOLDER BODY 12A MAX FOR UL FUSEMOLDER CAP 12A MAX FOR UL	28480 28480 H9027 28480 28480	1251=5910 1251=5917 031,1657 2110=0565 2110=0569
	2110-0614	9	1	FUSE 7A 250V NTD 1.25x.25 UL	28480	2110=0614
	12035-60006	2	1	FAN ASSEMBLY CONNECTOR 2-PIN F UTILITY	28480 28480	12035-60006 1251-3656
	1251-4341	4	5	CONTACT-CONN U/M-UTIL FEM CRP FAN-TBAX 36-CFM 115V 50/60-HZ 1.5KV-DIEL	28480 28480	1251-4341 3160-0340
			:			

Table 4-3. Motherboard Replaceable Parts List

12035-00002	Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
		12035=60002		1	POWER SUPPLY MOTHER BOARD ASSEMBLY	28480	12035-60002
	C3 C11 C14	0180-2727 0180-2932 0160-0128	3 3	1 1	CAPACITOR-FXD 1900UF+75=10X 40VDC AL CAPACITOR-FXD _015F+75=0X 7.5VDC AL CAPACITOR-FXD 2.2UF +=20X 50VDC CER	00853 28480 28480	300M8192U040B 0180=2932 0160=0128
C29	C17 C18 C19 C20	0180-2180 0160-4573 0160-4573 0160-4183	3 0 0 8	5 1	CAPACITOR=FXD 2600UF+75=10% 50VDC AL CAPACITOR=FXD 22UF +=10% 400VDC CAPACITOR=FXD 22UF +=10% 400VDC CAPACITOR=FXD 1000PF +=20% 250VAC(RMS)	00853 28480 28480 28480	500262U050AB2A 0160-4573 0160-4573 0160-4183
	C23 C24 C25	0160-0576 0160-4785 0160-0431	5 6 3		CAPACITOR-FXD .1UF +=20% SOVDC CER CAPACITOR-FXD 1150UF+75=10% 200VDC AL	28480 28480 00853	0160-0576 0160-4785 50011514200882A
Capacition Cap	C27 C28 C30 C31	0160-4785 0180-0431 0160-4765 0160-4281 0160-4281	6 3 5 7	5	CAPACITOR=FXD 1150UF+75=10% 200VDC AL CAPACITOR=FXD ,1UF +=20% 250VAC(RMS) CAPACITOR=FXD 2200FF +=20% 250VAC(RMS) CAPACITOR=FXD 2200FF +=20% 250VAC(RMS)	28480 00853 28480 C0633 C0633	0160-4785 5001151U2008BZA 0160-4065 PME2717422 PME2717422
1990-0486 1 2010-0884 2 2 2010-2018 2 2010-2018 2 2010-2018 2 2010-2018 2 2010-2018 2 2010-2018 2 2010-2018 2 2010-2018 2 2 2010-2018 2 2 2 2 2 2 2 2 2				1		1 1	
J2A 1251-5065 1251-5066 1251-5066 1251-5066 1251-5066 1251-5066 1251-5066 1251-5066 1251-5066 1251-5066 1251-5066 1251-5066 1251-5066 1251-5066 1251-5066 1251-5066 1251-5	CRS CR9 CR10	1990-0486 1901-0884 1901-0884	1 1	1 2	LED-VISIBLE LUM-INT#1MCD IF#20MA-MAX DIODE-PWR RECT 35V DO-5 DIODE-PWR RECT 35V DO-5	28480 28480 28480	5082-4464 1901-0864 1901-0864
1251-5665 7 2 CONNECTOR 10-PIN W POST TYPE 28480 1251-5665 1251-	CR19	1990-0485	5		LED-VISIBLE LUM-INTEBOOUCD IF#30MA-MAX	28480	5082-4984
1251-5153 8 6 CONNECTOR-SGL CONT QDISC-M , 25-1N-88C-82 28480 1251-5153 28480 2848	75g 75c 75c	1251-5665 1251-5665 1251-5843	7 7 3	1 2	CONNECTOR 10-PIN M POST TYPE CONNECTOR 10-PIN M POST TYPE CONNECTOR-PC EDGE 10-CONT/ROW 2-ROWS	28480 28480 28480	1251-5665 1251-5665 1251-5843
1251-3305 1251-3305 3	J6 J7 J8	1251-5153 1251-5153 1251-5153	8 8		CONNECTOR-SGL CONT GDISC-M .25-IN-88C-82 CONNECTOR-8GL CONT GDISC-M .25-IN-88C-82 CONNECTOR-SGL CONT GDISC-M .25-IN-88C-8Z	28480 28480 28480	1251-5153 1251-5153 1251-5153
1	J12	1251-3305	8	1	CONNECTOR 4-PIN M POST TYPE	28480	1251-3305
1A53=0036 2	L2 L3 L4	9140-0326 9140-0337 9140-0336	3 2	1 1	INDUCTOR 50UM 10% .875DX1.125LG INDUCTOR-FIXED DUAL TOROID; 100 UM+-10% INDUCTOR-FIXED SMITCHING INDUCTOR: 1.0	28480 28480 28480	9140-0326 9140-0337 9140-0336
1854-0467 5	L6	9140-0342	o	1	INDUCTOR 25UH 1.7DX.8LG	28480	9140-0342
1884-0277 8 1	Q2 Q3 Q4	1854-0467 1864-0267 1884-0287	5 0	1	TRANSISTOR NPN 2N4401 SI TO-92 PD#310MW Thyristor-scr Thyristor-scr	03508 28480 28480	2N4401 1884-0287 1884-0287
R15		1854-0855 1884-0277		1			
R25 0764-0040 8 0757-0401 0 0 3 RESISTOR 39% 5% 2W MO TC=0+-200 28480 0764-0040 0757-0401 0 0757-0401 0 0757-0401 0 0757-0401 0 0757-0401 0 0 0 0757-0401 0 0 0 0757-0401 0 0 0 0757-0401 0 0 0 0757-0401 0 0 0 0757-0401 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R15 R20 R21	0764-0042 0811-1553 0811-1552	0 1 0	1 1 1	RESISTOR 2.2K Sx 2M MO TC=0+=200 RESISTOR .66 5% 2W PW TC=0+=800 RESISTOR .56 5% 2W PW TC=0+=800	28480 75042 75042	0764=0042 B#M2=11/16=J BMM2=9/16=J
R41 2100-3154 7 1 RESISTOR-TRMR 1K 10% C SIDE-ADJ 17-TRN 02111 43P102 R73 0A37-0208 5 2 28480 0837-0208	R26 R27 R31	0757-0401 0757-0401 0811-3108	0 6		RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 2 10% PWW	24546 24546 28480	C4-1/8-T0-101=F C4-1/8-T0-101=F 0811-3108
RT3	R 4 1	2100-3154	7	1	RESISTOR-TRMR 1K 10% C SIDE-ADJ 17-TRN	02111	43P102
		0837-0208 0837-0208		5			

Table 4-3. Motherboard Replaceable Parts List (Continued)


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
Si	3101=2373	3	1	SWITCH-BLIDE DP2T PC	28480	3101-2373
T1 T2 T3 T4	9100-4128 9100-4126 9100-4127 9100-4125	2 3 1	1 1 1	TRANSFORMER INVERTER, 106 V 25 KMZ TRANSFORMER-SCR GATE TRIGGER, 4 VRM8 25 TRANSFORMER-POWER 115/230V 50-60MZ TRANSFORMER DUAL DRIVER, PC MTG, 20 KMZ	28480 28480 28480 28480	9100-4126 9100-4126 9100-4127 9100-4125
U1 U2 U4 U5	1813-0123 1813-0127 1906-0079 1826-0147 1906-0062	48697	1 1 1 2	IC 78HG V RGLTR TO=3 DIDDE=FW BRDG 100V 10A IC 7812 V RGLTR TO=220 DIODE=FW BRDG 600V 6A	07263 26480 27777 04713 28480	UA78HGKC 1813-0127 VJ148X MC7812CP 1906-0062
U7 U8 U9 U10	1990=0664 1990=0660 1906=0062 1906=0226	2 7 5	1 1	OPTO-ISOLATOR LED-PXSTR IF=40MA-MAX OPTO-ISOLATOR LED-PHOTOSCR IF=60MA-MAX DICDE-FH BRDG 600V 6A DICDE-FH BRDG 600V 1A	28480 03508 28480 28480	1990-0664 H11C6 1906-0062 1906-0226
45	8159=0005 8159=0005	0	2	WIRE 22AMG M PVC 1X22 BOC WIRE 22AMG M PVC 1X22 BOC	28480 28480	8159-0005 8159-0005


Table 4-4. Driver Board Replaceable Parts List


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12035-60003	1	1	POWER SUPPLY DRIVER SOARD	28480	12035-60003
CIS	0160-0164	7	١	CAPACITOR=FXD .039UF +=10% 200VDC POLYE	28480	0100-0164
91	1854-0215 1854-0215	1 1	2	TRANSISTOR NPN SI PD#350MH FT#300MHZ Transistor npn si pd#350MH FT#300MHZ	04713 04713	2N3904 2N3904
R5 R6 R25	2100-3161 2100-3109 1810-0125	0 5 9	1 1 1	RESISTOR-TRMR 20K 10% C SIDE-ADJ 17-TRN RESISTOR_TRMR 2K 10% C SIDE-ADJ 17-TRN NETMORK-RES 8-SIP4,7K UMM X 7	02111 02111 28480	43P203 43P202 1810-0125
U13 U14 U21 U25	1810=0040 1820=0439 1820=1188 1826=0138 1820=1266	8 0 8 8 3	1 1 1 2 7	NETWORK-RES 16-DIP MULTI-VALUE IC V RELTR 14-DIP-P IC PL LOOP 16-DIP-P IC COMPARATOR GP QUAD 14-DIP-P IC BFR CMOS NON-INV MEX	28480 07263 01928 01295 07263	1810-0040 723PC ' CD4046AP LM339N 40097PC
U24 U31 U32 U33 U34	1820-1964 1820-1266 1820-1266 1820-1266 1820-1266	8 3 3 3	1	IC FF CMOB J-K POS-EDGL-TRIG DUAL IC BFR CMOS NON-INV MEX	01928 07263 07263 07263 07263	CD40278E 40097PC 40097PC 40097PC 40097PC
U41 U42 U43 U44	1820-1266 1810-0212 1810-0212	3 6 8	1	IC BFR CMOS NON-INV MEX IC BFR CMOS NON-INV MEX NETWORK-RES 16-DIP22,0K DHM X 8 IC COMPARATOR GP QUAD 14-DIP-P	07263 07263 01121 01295	40097PC 40097PC 3160223 Lm339N
·						
					İ.,	

Table 4-5. Logic Board Replaceable Parts List

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
Qj	12035-60004 1855-0421	5	1	POWER SUPPLY LOGIC Transistor J=Fet 2N5114 P=CHAN D=MODE	28480 17856	12035=60004 2N5114
02 03 04 05	1854-0421 1854-0467 1854-0467 1854-0467	3 5 5 5	4	TRANSISTOR J-PET 2N5114 P-CHAN D-MODE TRANSISTOR J-PET 2N5114 P-CHAN D-MODE TRANSISTOR NPN 2N4401 SI T0-92 PD=310MW TRANSISTOR NPN 2N4401 SI T0-92 PD=310MW TRANSISTOR NPN 2N4401 SI T0-92 PD=310MW	17856 03508 03508 03508	2N5114 2N4401 2N4401 2N4401
96	1854-0467	5		TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW	03508	2N4401
Ri	2100-3154		1	RESISTOR-TRMR 1K 10% C SIDE-ADJ 17-TRN	27014	43P102 Lm358N
U1 U2 U3 U4 U5	1626=0346 1620=1776 1620=1776 1610=0427 1620=1747	0 2 2 5 5	1 1	IC OP AMP GP DUAL BADIP-P IC BCHMITT-TRIG CMOB MEX IC BCHMITT-TRIG CMOB MEX NETHORK-REB 16-DIP MULTI-YALUE IC GATE CMOB NAND QUAD 2-INP	27014 27014 27014 28480 04713	LM74C914N MM74C914N 1810=0427 MC140118CP
U6 U7 U8 U9	1620=1965 1610=0425 1626=0136 1626=0136	9 3 6 8	5	IC GATE CMOB NOR TPL 3-INP NETHORK-RES 16-DIP MULTI-VALUE IC COMPARATOR GP QUAD 14-DIP-P IC COMPARATOR GP QUAD 14-DIP-P	04713 28480 01295 01295	MC140258CP 1810-0425 LM339N LM339N







+		+			+
1		1			1
i	BATTERY BACKUP		SECTION	V	i
i		1			1
+		+			+

5.1 INTRODUCTION

The Hewlett-Packard HP 12013A Battery Backup system is a non-interruptible power supply that provides memory voltages to maintain data during the absence of AC line power. The battery backup system is contained on one circuit card and plugs directly into the L-Series backplane (i.e, the battery backup card is not part of the power supply). The circuit card is shown in figure 5-1.

5.2 OVERVIEW

The purpose of a memory support battery backup system is to act as an non-interruptible power supply and protect computer memory from AC line power disturbances.

The following kinds of AC line power disturbances exist:

- a. Voltage sag, which is a drop in AC line voltage longer than 5 msec but not longer than 5 seconds.
- b. Power interruption, which is a complete loss of power for longer than 5 msec but not longer than 0.5 second.
- c. Power outage, which is a complete loss of power for more than 0.5 second.

All the components of the battery backup (six batteries, battery regulators, and control logic) are on one circuit card.

The batteries contain enough power to support memory for one hour. Because the memory 5 volt supply range is 4.75 to 5.25 volts, and the batteries provide 6.0 to 7.5 volts, regulation of the battery voltage is required. Linear regulation is used, because it provides noise-free regulation which is necessary in the card cage.




Figure 5-1. HP 1000 L-Series Battery Backup Card

When AC line power is present, the batteries are being charged and the memory voltages are supplied by the main power supply. A relay is used to control this connection. After two cycles of AC line power loss, the main power supply causes the processor to execute a power fail sequence, and causes the battery backup card to supply power to memory. After the battery regulator circuit is enabled, the relay opens and memory now is supported from batteries.

5.3 SPECIFICATIONS

Specifications for the battery backup card are listed in table 5-1.

Table 5-1. Specifications

```
OUTPUT VOLTAGES
          5.25 to 4.75 volts
  +5M:
         11.4 to 12.6 volts
 +12M:
         -6.0 to -8.4 volts
 -12M:
OUTPUT CURRENT
          1500 mA maximum
  +5M:
           500 mA maximum
 +12M:
 -12M:
           110 mA maximum
OVER-VOLTAGE LIMITS
          7 volts maximum
  +5M:
 +12M: 15 volts maximum
 -12M: -15 volts maximum
ACTUAL LOAD - MEMORY OPERATIONAL
  +5 volts:
             750 mA maximum (memory board)
             250 mA maximum (CPU board)
             50mA maximum (power supply logic)
     TOTAL 1050 mA maximum
 +12 volts: 290 mA maximum (memory board)
 -12 volts: 20 mA maximum (memory board)
```

Table 5-1. Specifications (Continued)

ACTUAL LOAD - MEMORY IN STANDBY

+5 volts: 1050 mA maximum +12 volts: 72 mA maximum -12 volts: 20 mA maximum

MEMORY SUPPORT TIME - MAXIMUM LOAD

Configuration	Support Time Memory Size	
12002A	l hr 56 min 128KB	
12002A and one 12003A	1 hr 23 min 256KB	
12002A and two 12003A	1 hr 4 min 384KB	
12002A and three 12003A	A 53 min 512KB	
12002B	1 hr 29 min 512KB	
12004A	l hr 9 min 64KB	

BATTERY CAPACITY

7.2 volts: 1500 mAh 14.4 volts: 110 mAh -7.2 volts: 110 mAh

BATTERY CHARGE CURRENT

7.2 volts: 150 mA from +12V 14.4 volts: 22 mA from +12V -7.2 volts: 11 mA from -12V

BATTERY CHARGE POWER

+12V: 2.17 watts -12V: 0.13 watts

BATTERY CHARGE TIME

Batteries must charge 14 minutes for every 1 minute of discharge (15 minute discharge requires 210 minute recharge, 60 minute discharge requires 840 minute recharge, etc.)

5.4 INTERFACE REQUIREMENTS

5.4.1 INTERFACE SIGNALS

The L-Series backplane provides all interface signal lines needed for operation of the battery backup, as follows:

SIGNAL	CONNECTOR AND PIN NUMBER	
PFW	Pl, PIN 7	
MLOST	Pl, PIN 5	
+12M	P2, PIN 39	
+5M	P2, PINS 45, 46	
-12M	P2, PIN 40	
+12V	P2, PINS 41, 42	
+5V	P2, PINS 35, 36, 37, 38	
-12V	P2, PINS 43, 44	
GROUND	P2, PINS 29, 30, 31, 32, 3	3, 34

5.4.2 EXTERNAL CONNECTOR

Interface connector Jl is used for fast charge of batteries or to connect the batteries to external devices. The battery backup connections to Jl are as follows:

BATTERY	NUMBER AND VOLTAGE	J1 PIN NUMBER
1	- +5 volts	2
2	- +12 volts	4
3	- +5 volts	6
4	- +12 volts	8
5	- +12 volts	10
6	7.2 volts	12

5.4.3 REMOTE/OFF/ON SWITCH

A REMOTE/OFF/ON switch is located on the battery backup card (see figure 5-1).

In the REMOTE position, the remote input is connected to the battery backup card control circuits so that memory is not sustained if power is turned off.

In the OFF position, the relays and regulators are disabled and the memory voltages are a subset of the processor voltages. If AC line power is lost with the switch in the OFF position, memory voltages will not be sustained and data in memory will be lost.

In the ON position, the battery board is enabled upon loss of AC line power, memory voltages are sustained and data in memory is not lost.

5.4.4 AUDIO ALARM

An audio alarm is used to indicate that the memory is on the battery backup system (AC line power lost), and to indicate when the MLOST signal is low (memory or CPU configured incorrectly).

When the memory is on battery backup, the alarm sounds for one second on and 9 seconds off. If the computer is configured incorrectly, the alarm sounds continuously.

Additionally, a two-second alarm is sounded upon power-up if memory data has ben lost.

5.4.5 POWER SUPPLY INTERFACE

When AC line power is lost, the HP 12035A Power Supply asserts the PFW (Power Fail Warning) signal. This signal indicates that there is a minimum of 5 msec of regulated DC power. The PFW signal is used to turn on the battery backup and to separate memory power from the CPU power.

5.4.6 CENTRAL PROCESSOR UNIT INTERFACE

If memory voltages fall below the regulation level, the MLOST signal is asserted by the battery backup. The MLOST signal will be asserted for one second after PON is valid. MLOST is used by the CPU to determine if memory data has been lost. If data has not been lost, an auto restart is performed; if data has been lost, memory is cleared and the boot program is entered.

5.5 FUNCTIONAL THEORY OF OPERATION

A functional block diagram of the battery backup is shown in figure 5-2.

5.5.1 BATTERY CHARGER

The HP 12013A Battery Backup card contains six nickel-cadmium batteries: three of 7.2 volt, 500 mAh, and three of 7.2 volt, 100 mAh.

The batteries are charged at a 0.1C rate. This charge rate is low enough so that the batteries can withstand the overcharge rate indefinitely, yet is high enough to provide an "overnight" charge. Five of the battery charge currents are limited by a series resistor to the power supply +12 volts through connector J2, pins 41 and 42. The sixth battery charge current is limited by a series resistor to the power supply -12 volts through connector J2, pins 43 and 44.

5.5.2 VOLTAGE REGULATORS

The battery backup card contains two voltage regulators. One regulates +5 volts, the other +12 volts. Both regulators are designed to operate with a 500 mvolt Vin/Vout differential, and are enabled upon loss of AC line power.

There are no adjustments for the regulators; the reference for each regulator is 2.5 volts +/-25 mvolts.

5.5.3 NORMAL OPERATION (AC LINE POWER PRESENT)

During normal operation, AC line power is present and the battery backup is in a charge mode. The regulators are disabled and relays short +5M to +5V (J2, pins 45 and 46 to J2, pins 35, 36, 37 and 38), and +12M to +12V (J2, pin 39 to J2, pins 41 and 42). Upon PFW going low, the regulators are enabled and the relays open (removing the shorts).

When PFW goes high (AC line power returns), the regulators are disabled and the relays close, shorting +5M to +5V and +12M to +12V again.




Figure 5-2. Battery Backup Functional Block Diagram

5.5.4 -12 VOLTS

The -12 volts is supplied through a diode to -12 volts on the CPU card, or to -7.2 volts on the battery backup card. This voltage is re-regulated on the memory board down to -5 volts.

5.6 THEORY OF OPERATION

The following paragraphs contain a detailed theory of operation for the battery backup. All components referred to in these paragraphs are shown on the schematic diagram located at the end of this section.

5.6.1 BATTERY CHARGER

Batteries BT4, BT5, and BT6 for the +5 volt regulators are charged through resistor/diode combinations to +12M. For example, BT6 is charged through R26 and CR14 (see the schematic diagram). The resistor limits the current to 61 mA when the battery is fully charged to 7.2 volts. The diode prevents the battery from being discharged through the resistor when the battery backup and the computer are both turned off. Batteries BT4 and BT5 are charged in the same manner using the combinations R29/CR16 and R13/CR11, respectively. Diodes CR13, CR15, and CR12 are used to isolate the batteries so that each is charged individually.

Batteries BT2 and BT3 for the +12 volt regulator also are charged through resistor/diode combination to +12M. BT2 charges through R7 and CR6; BT3 charges through R8 and CR10. While the batteries are charging, relay K3 configures the batteries in parallel (7.2 volts). Resistors R7 and R8 limit the charging current to 17 mA. When operational, relay K3 configures the batteries in series for 14.4 volts.

Battery BTl output is used for -12 volts and is not regulated. This battery is charged through CRl and Rl from -12M_{\bullet} Resistor Rl limits the charging current to 17 mA_{\bullet}

5.6.2 +5 VOLT REGULATOR

Operational amplifier U7 and transistors Q3 and Q4 are used for the +5 volt regulation. U7 is used as the error amplifier; pin 3 is the 2.5 volt reference input. The output of the regulator (from Q3) is divided by R30 and R32; this voltage is the negative feedback and is applied to U7, pin 2. The

error amplifier adjusts its output (U7, pin 1) to control the base drive transistor Q4 and series pass transistor Q3. The output of U7 (pin 1) will drive Q4 and Q3 until U7, pin 2 is equal to the reference voltage (U7, pin 3). At this point, the collector of Q3 is at +5 volts and U7 pins 2 and 3 are both 2.5 volts.

The output of the error amplifier (U7, pin 1) is used to turn on the base drive transistor Q4. The higher the output at pin 1, the more Q4 turns on, lowering its collector voltage, and raising the collector voltage of Q3. The base current of Q4 is limited by R33 to a maximum of 1.0 mA. Under minimum voltage conditions, Q4 may go into saturation.

Transistor Q4 controls the base drive of the series pass transistor Q3. The base current of Q3 is limited by R31 to 60 mA. The output of Q3 is the +5 volt regulator output. This output is filtered by capacitor C3.

Over-voltage protection is provided by the 5-volt Transorb CR8. CR8 will limit the output voltage to a safe level (7.0 volts) if there is a component failure or if there is an external over-voltage condition. If the power level exceed 1500 watts for more than 8 msec, CR8 will fail (shorts).

Over-current protection is provided by current sense resistor Rll and comparator U3 (pins 8, 9, and 14). U3, pin 8 monitors the current of batteries BT4, BT5, and BT6. If the voltage into U3, pin 3 from the voltage divider R21/R22 exceeds 160 mvolts, then U3, pin 14 lowers +5 volt regulator reference voltage at U7, pin 3, and the regulator will turn off.

5.6.3 +12 VOLT REGULATOR

Operational amplifier U7 and transistors Q2 and Q5 are used for the +12 volt regulation. U7 is used as the error amplifier; pin 5 is the 2.5 volt reference input. The output of the regulator (from Q2) is divided by R35 and R36; this voltage is the negative feedback and is applied to U7, pin 6. The error amplifier adjusts its output (U7, pin 7) to control the base drive transistor Q5 and series pass transistor Q2. The output of U7 (pin 7) will drive Q2 and Q5 until U7, pin 6 is equal to the reference voltage (U7, pin 5). At this point, the collector of Q2 is at +12 volts and U7 pins 5 and 6 are both 2.5 volts.

The output of the error amplifier (U7, pin 7) is used to turn on the base drive transistor Q5. The higher the output at pin 7, the more Q5 turns on, lowering its collector voltage, and raising the collector voltage of Q2. The base current of Q5 is limited by R34 to a maximum of $1.0\,$ mA. Under minimum voltage conditions, Q5 may go into saturation.

Transistor Q5 controls the base drive of the series pass transistor Q2. The base current of Q2 is limited by R37 to 60 mA. The output of Q2 is the +12 volt regulator output. This output is filtered by capacitor C2.

Over-voltage protection is provided by the 12-volt Transorb CR9. CR9 will limit the output voltage to a safe level (15.0 volts) if there is a component failure or if there is an external over-voltage condition. If the power level exceed 1500 watts for more than 8 msec, CR9 will fail (short).

Over-current protection is provided by current sense resistor R9 and comparator U3 (pins 10, 11, and 13). U3, pin 10 monitors the current of batteries BT2, and BT3. If the voltage into U3, pin 11 from the voltage divider R17/R18 exceeds 160 mvolts, then U3, pin 13 lowers +12 volt regulator reference voltage at U7, pin 5, and the regulator will turn off.

5.6.4 -12 VOLT OUTPUT

Negative 7.2 volts is provided for the memory -12M voltage. Transistor Q1 is used as a switch. If +12M is present, diode CR3 will have 9.0 volts across it and Q1 base/emitter resistor R2 will have 10 volts across it (10 mA base drive). Transistor Q1 will turn on. If +12 volts is not present, the voltage across CR3 and R2 will be lower and Q1 will turn off. This switching circuit is necessary to prevent the battery from being discharged when the computer is turned off.

5.6.5 RELAY LOGIC

Relays K1, K2, and K3 are momentary type relays and are normally closed (pin 4 to 1). Relay K3 is used to connect batteries BT2 and BT3 in series or parallel (see paragraph 5.6.1).

Relay Kl is used to provide a path for the computer power supply to provide memory with +12 volts. Relay Kl is used for the power supply to provide memory with +5 volts.

All three relays (K1, K2, and K3) are driven by U5.

Switch SI is used to switch the battery backup to ON, OFF, or REMOTE. When SI is ON, the relays are connected to CR7 and R5. If power is lost, CR7 is used to power the relays; R5 limits the current and holds the relays on. The relays will not activate unless 12 volts is present. Thus, the battery backup will stay off, even if SI is ON, if the card is plugged into a computer with its power off.

5.6.6 CONTROL SEQUENCE LOGIC

The battery backup card uses the PFW signal to control the operation of the regulator, relays, and audio alarm.

Table 5-2 shows a power down sequence and table 5-3 shows a power up sequence. CR21, R24, and C9 provide an RC time delay of 3 msec for relays K1 and K2 (table 5-2, step 6). CR22, R16, and C6 provide 3 msec delay (table 5-3, step 4) to keep regulators on until primary regulation of the power is restored. U3, pins 1 and 2 form an OR gate. If PFW (U3-1) or the batteries are less than 1 volt per cell (U3-2), then relay K3 is opened. This turns the 12-volt regulator off, relays K1 and K2 lose power (+12M), and the battery backup turns off.

The data path formed by P1-7, U3-6, U4-12, U5-1, and K3 is used to enable the regulators. Data path P1-7, U4-9, U4-3, U5-2, K2, and K1 is used to connect power supply voltages to the memory.

Logic levels for sequence control are 0 to +12 volts; 2.5 volts is the threshold.

When AC line power is present, the regulators on the battery backup card are disabled. Diodes CR17 (5 volt regulator) and CR19 (12 volt regulator) are gronded by relay K3, the anodes of the diodes clamp the voltage of the base drive transistors (Q4 and Q5) to approximately 1.0 volts. Because of diodes CR15 and CR20, greater than 2 volts is required to turn on the base drive transistors.

5.6.7 AUDIO ALARM/MLOST SIGNAL

The audio alarm (DS1) is driven by Ul. When the battery backup is operating, U5, pin 11 enables the timing components C1, R3, and R4. The timer is on for 1 second, off for 9.

The reset on U1 (pin 4) is used to produce a continuous tone if the MLOST signal or the MLOST timer is low. U2 is the MLOST timer. If the +5M voltage drops to less than 4.66 volts, the MLOST timer goes low and the continuous tone is produced. The timer resets itself after about 2 seconds.

Table 5-2. AC Line Power Down Sequence

- 1. Power Fail Warning (PFW) goes low.
- 2. Delay of 100 usec.
- 3. Alarm timer is enabled; alarm will sound in 9 seconds.
- 4. Relay K3 configures BT2 and BT3 is series (14.4 volts). One msec to complete.
- 5. Regulators are enabled.
- 6. Delay of 3 msec.
- 7. Relays Kl and K2 disconnect memory load from processor load. Three msec to complete.
- 8. Battery backup is enabled.

Table 5-3. AC Line Power Up Sequence

- 1. Power Fail Warning (PFW) goes high.
- 2. Delay of 100 usec.
- 3. Relays K1 and K2 connect memory load to processor load.
- 4. Delay of 3 msec.
- 5. Alarm timer is disabled.
- 6. Relay K3 configures BT2 and BT3 in parallel for charge operation.
- 7. Regulators are disabled.
- 8. Memory is now powered from HP 12035A Power Supply (AC primary power.

5.7 PARTS LOCATIONS

Parts locations for the HP 12013A Battery Backup are shown in figure 5-3.

5.8 PARTS LIST

The parts list for the battery backup is shown in table 5-4. Refer to table 6-39 for the names and addresses of manufacturers of the parts.





Figure 5-3. HP 12013A Battery Backup Parts Locations

Table 5-4. Battery Backup Parts List

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
C2 C3 CR6 ER9 CR12 CR13 CR15 CR22 CR23 K1 K2 K3 Q1 Q2 Q3 Q4 Q5 R11 R13 R26 R29 R31 R37 S1 U1 U2 U3 U4 U5 U4 U5 U4 U5	12013=60001 0180=2374 1902=0939 1902=0941 1901=1080 1854=0477 1854	3 77 93111 11 7777 799777 000078 99924 1 77873 007 383	1 2 1 1 5 5 3 3 2 2 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1	BATTERY BACKUP CAPACITOR-FXD 100UF+-10X 20VDC TA CAPACITOR-FXD 100UF+-10X 20VDC TA DIODE-ZNR 5V PD=5H TC=+.06X IR=300UA DIODE-ZNR 12V PD=5H TC=+.06X IR=300UA DIODE-SCHOITKY 1N5617 20V 1A RELAY-REED 1C 1A 30VDC 12VDC-COIL RELAY-REED 1C 1A 30VDC 12VDC-COIL RELAY-REED 1C 1A 30VDC 12VDC-COIL TRANSISTOR NPN 2N2222A 81 TO=18 PD=500MM TRANSISTOR PNP 81 TO=220AB PD=60M TRANSISTOR NPN 2N2222A 81 TO=18 PD=500MM TRANSISTOR NPN 2N2222A 81 TO=18 PD=500MM TRANSISTOR NPN 2N2222A 81 TO=16 PD=500MM TRANSISTOR NPN 2N2222A 81 TO=16 PD=500MM RESISTOR 215 1X 5M F TC=00+=100 RESISTOR 215 1X 5M F TC=00+=100 RESISTOR 15X 2M PM TC=0+-800 RESISTOR 15X 2M PM TC=0+-800 RESISTOR 10 1X 5M F TC=0+-100 RESISTOR 21 1X 5M F TC=0+-100 RESISTOR 10 1X 5M	28480 59289 11961 11961 18480 28480	12013-60001 150D107X9020X2 150D107X9020X2 1N5908 1.58E15A 1901-1080 1901-1080 1901-1080 1901-1080 1901-1080 2000-094 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 0490-0694 075222A 0698-3401 0698-3401 0698-3401 0698-3401 0698-3401 0757-1002
	1420-0267	4	3	1420.0266 7.20.45A-MC 1420-0257 7.20.14-156	28480 N: CD	1420-0267



+					-+
1		1			- 1
i	BA CKP LA NE	1	SECTION	VI	١
1		1			!
+	و الله الله الله الله الله الله الله الل				-+

6.1 INTRODUCTION

The L-series backplane provides a link between the L-Series Computer System processor, memory, interface cards and power supply.


In this document, the backplane will be viewed from two different aspects: physical and logical.

Physically, the backplane is merely a mother board for the processor, memory and interface cards. It is a printed circuit card, on which the traces carry the power, ground and interconnecting signals between all the cards in an L-Series Computer System. See figure 6-1 for the physical layouts of the one-by-five and two-by-five backplanes.

The logical backplane defines protocols for the communications between all cards in the system. The definition, function, and timing of the backplane signals, and the protocols for their interaction are all considered to be part of the logical backplane.

Thus, the physical backplane houses a set of communications channels, whereas the logical backplane defines protocols for that communication.

This section covers both aspects of the L-Series backplane, and is intended to provide all the information needed to design a hardware interface to the backplane and thereby successfully integrate a design of arbitrary function into the L-Series computer.






Figure 6-1. HP 1000 L-Series Backplanes

6.2 OVERVIEW

6.2.1 SYSTEM ENVIRONMENT OVERVIEW

An L-Series backplane (side view) is shown in figure 6-2 integrated into a system environment. Note that there are two types of connections to the backplane, labeled A and B. These are used as follows:

A. POWER SUPPLY CONNECTOR

A 24-pin socket which accepts control signals and voltages from the power supply.

B. CARD SLOTS

Each card plugs into a set of dual 50-pin sockets, for a total of 100 connections. These pins carry signals, power, and ground connections between the card and the backplane. The backplane shown in figure 6-2 has a total of 16 card slots.

Details on these interconnections are presented in paragraph 6.3, SPECIFICATIONS.

L-Series cards can be plugged into any backplane card slot subject to the following constraints.

- a. The battery backup card must go in a top slot to give the batteries adequate clearance.
- b. The memory card must go directly above the processor card.
- c. All I/O cards must go below the processor card.
- d. Any unused slot between two cards must be filled with a priority jumper card.

The terms "above" and "below" are not to be taken quite literally here. The term "above" refers to a higher priority slot and "below" refers to a lower priority slot. The backplane slots are numbered from XA1, the highest priority slot in order down to XAn, the nth highest priority slot. (See figure 6-3 for slot priority information.)




Figure 6-2. Backplane in Typical System Environment

6.2.2 INTERNAL SPECIFICATIONS OVERVIEW

The L-Series backplane is currently offered in three different configurations as shown in figures 6-3, 6-4, and 6-5.

The backplane in figure 6-3 is arranged in two stacks of eight slots, called a "2-by-8" configuration and is designed for the L-Series system. Figure 6-4 shows the "2-by-5" configuration which is designed for the 5-1/4 inch 2103L box. Figure 6-5 shows the "1-by-5" configuration which is designed for small controller type applications.

The three diodes on each backplane are on the +5V, +12V and -12V lines from the HP 12035A Power Supply. They are transient voltage suppressors, with a clamping action response of one picosecond, and the capability of handling a surge current of 50 amperes. They serve to protect the components on the cards plugged into the backplane from any power supply over-voltage or transient spike.

The physical backplane distinguishes between four types of traces.

This line is common to the same pin on each set of card sockets. Examples are

WE- and CRS-.

b. Power Supply line: This line comes from the power supply and runs to the same pin on each set of card sockets. Examples are PFW and PON+.

c. Ground and Voltage lines: This line comes from the power supply

and typically has two or more pin assignments on each set of card sockets. Grounds and and voltages are typically carried on much wider traces than other signals. Examples are +5V and +12V.

d. Chained lines: This is a set of lines which connect

every pair of adjacent card sockets. Each of these lines is common to exactly two sockets. Examples are ICHID-,

ICHOD-, SCHID-, and SCHOD-.

The distinction between these four types of lines is important when determining backplane compatibility.




Figure 6-3. Two-by-Eight Backplane





Figure 6-4. Two-by-Five Backplane



COMPONENT SIDE INK GRAPHICS

Figure 6-5. One-by-Five Backplane

6.2.3 BACKPIANE INTERFACE HARDWARE

All backplane interface hardware can be broken down into four categories as listed below. It may be helpful to become familiar with one or more of these categories.

6.2.3.1 Processor Interface

This interface is responsible for generating all backplane clocks, and, in addition, such signals as RNI (Read Next Instruction) and IAK (Interrupt Acknowledge). The processor interface information is presented in Section II of this document.

6.2.3.2 Memory Interface

This interface is responsible for generating such signals as PE (memory Parity Error) and VALID (data bus Valid). The memory interface information is presented in Section III.

6.2.3.3 I/O Master Interface

The I/O Master interface consists of an IOP chip and its support logic. This circuitry is located on every L-series I/O card and serves to standardize the I/O interface to the backplane by performing all the functions (I/O instruction recognition and execution, interrupt processing, DMA control) common to all I/O cards.

6.2.3.4 Passive Interfaces

Passive interfaces include those that supply, monitor or use power lines, or monitor signals without ever generating signals or interacting on the backplane. These interfaces include the L-series Interface for Logic Analyzers and the Battery Backup card.

6.3 SPECIFICATIONS

6.3.1 GENERAL HARDWARE SPECIFICATIONS

The 2 by 5 and 2 by 8 backplanes use a six-layer printed circuit card. One +5V plane and a ground plane minimize signal crosstalk and permit the traces to maintain a consistent characteristic impedance throughout their length. Most of the logic used to drive the backplane signals is Schottky TTL, and because of the high switching speeds characteristic of this logic family, good noise immunity is necessary for the backplane.

The use of the four remaining layers is roughly as follows: One layer is used for the set of signals running vertically between the five slots in each stack; two are used for the set of signals running horizontally to connect the stacks; and the last layer is used for the miscellaneous voltages. This layout provides all the signal traces with a steady characteristic impedance of 47 to 51 ohms. This provides a good match with the output impedances of the backplane drivers, which are in the range of 25 to 100 ohms. That is, all impedances are matched within a 2 to 1 ratio.

The 1 by 5 backplane uses a two-layer printed circuit card. The complexity of this physical backplane is reduced considerably because the two layers used to interconnect the two stacks in the 2 by 5 configuration are eliminated in the 1 by 5 configuration. Due to the maximum trace length of 3.2 inches on this backplane, no noise problems are encountered.

6.3.2 POWER SUPPLY INTERCONNECT

A 24-pin connector is used to connect to the power supply for the 2 by 5 and 2 by 8 configurations. The female connector is soldered along the bottom of the backplane. The male connector is rigidly attached to the power supply module in such a manner that it plugs in as the power supply module is slid into place. The connectors are rated at 7 amperes/pin. Pin assignments for the power supply connector are as shown in table 6-1.

The paths on the backplane extending from the power supply connector carry relatively high currents, and therefore must be as broad as possible. Ground and +5V, the most used levels, are transferred over whole planes. Other voltages are carried on traces as much as 200 mils wide. The width of each trace was selected so that it could withstand relatively large current surges without much voltage fluctuation (inductance is the key parameter here) and so that it would experience a temperature rise of less than 10 degrees C at the maximum current rating of the power supply.

Table 6-1. Power Supply Connector Pin Assignments

PIN NUMBER	SIGNAL NAME
1	-12V MEMORY VOLTAGE SENSE
2	+12V MEMORY VOLTAGE SENSE
3	+12V LOGIC (4A MAX)
4	-12V LOGIC (2A MAX)
5	+5V MEMORY VOLTAGE SENSE
6	NOT USED
7	NOT USED
8 9	POWER ON (PON) SIGNAL
	POWER FAIL WARNING (PFW) SIGNAL
10	
11	
12	+5V LOGIC (30A)
13	1 1 134 20020 (341)
14	
15	J
16	
17	
18	
19	DC COMMON, 25kHz COMMON
20	
21	
22	J
23	25kHz PHASE 2, 14VRMS (TO GND)
24	25kHz PHASE 1, 14VRMS (TO GND)

6.3.3 CARD SOCKET INTERCONNECTS

Each card in the L-Series has two 50-pin tongues, P1 and P2, which plug into a set of 50 pin sockets on the backplane, J1 and J2 respectively. The card cage is constructed with card guides, in such a manner that the cards will slide in and then snap into place in the backplane connectors. The cards must be inserted component side up as shown in figure 6-6. The odd numbered fingers will then be on the top, and the even numbered ones on the bottom. The pin assignments for these 100 connections are given in figure 6-7. For signal definitions, see table 6-37.

6.3.4 BACKPLANE LOADING RULES

Backplane loading rules were established in order to provide guidelines for the selection of bus drivers and backplane signal drivers, and in order to insure that these drivers are not overloaded. These rules take into account the drive capabilities and loading of certain industry standard parts such as the S and LS 240 and 241. Because there may be a maximum of 18 I/O interface cards in any given system, each card must adhere strictly to the rules in order to prevent possible overloading. These loading rules were established assuming a maximum of 20 cards in a system. Note that the I/O Master is designed such that all backplane lines except the data bus are buffered and cannot be used in the unbuffered form by I/O interface logic external to the I/O Master.

6.3.4.1 DC Loading

DC loading rules are made to insure that a device driving any given backplane line can handle sufficient current to keep all the inputs connected to that line at the required voltage level. Low state load on a given line is the sum of I maximum for all receivers plus I for IL OZL

all tri-state drivers. High state load is the sum of I $\,$ for all $\,$ IH $\,$

receivers plus I for all tri-state drivers.

OZH




Figure 6-6. Card Socket Interconnects

	J1				Ј2				
1	* ICHID-	ICHOD-	2		1	CP UTURN-	ISOGND	2	
3	**MCHID-	MCHOD-	4		3	REMEM-	VALID-	4	
5	MLOST-	MCHODOC-	6		5	IORQ-	INTRQ-	6	
7	PFW-	SPARE 1	8		7	MP+	RNI-	8	
9		SC1+	10		9	MEMGO-	PE-	10	
11	SCO+ SC2+	SC3+	12		11	***S CHID-	SCHOD-	12	
13	GND	GND	14		13	IAK-	IOGO-	14	
15	COTURN—	GND	16		15	ISOGND	SLAVE-	16	
17	SC4+	SC5+	18		17	ISOGND	MRQ-	18	
19	ABO+	AB1+	20		19	ISOGND	FCLK-	20	
21	AB2+	AB3+	22		21	ISOGND	CCLK-	22	
23	AB4+	AB5+	24		23	SPRQ-	SCLK-	24	
25	AB6+	AB7+	26		25	CRS-	PON+	26	
27	AB8+	AB9+	28		27	ISOGND	BUSY-	28	
29	AB10+	AB11+	30		29	GND	GND	30	
31	AB12+	AB13+	32		31	GND	GND	32	
33	AB14+	WE-	34		33	GND	GND	34	
35	DB 0+	DB 1+	36		35	+5V	+5♥	36	
37	DB 2+	DB 3+	38		37	+5V	+5V	38	
39	DB 4+	DB 5+	40		39	+1 211	-1 2M	40	
41	DB 6+	DB 7+	42		41	+1 2 V	+12V	42	
43	DB 8+	DB 9+	44		43	-12V	-12V	44	
4.5	DB 10+	DB 1 1+	46		45	+5M	+5M	46	
47	DB 12+	DB 1 3+	48		47	25kHz θ2	25kHz θ2	48	
49	DB 1 4+	DB 15+	50		49	25kHz θ1	25kHz θ1	50	
					<u> </u>			<u></u>	
			1		•		A DC -		
*						ignal is calle			
**						ignal is calle			
***	- Above th	ne processor	cara,	C i	nis s	ignal is calle	a lieunto.		

Figure 6-7. Card Slot Pinouts

6.3.4.2 Actual Worst Case Loading

Actual worst case loading for the address bus, select code bus 0-4, and the data bus is as follows:

ADDRESS BUS, AND SELECT CODE BUS 0 - 4:

	Low State Load	High State Load
64Kbyte dynamic RAM	•4mA	20uA
L-series Processor	1.7mA	150 u A
I/O Master (times 18)	7 • 2mA	360uA
TOTAL	9.3mA	530uA

DATA BUS:

	Low State Load	High State Load
64Kbyte dynamic RAM	2.5mA	150uA
L-series Processor	3.4mA	280uA
I/O Master (times 18)	17.5mA	1800uA
TOTAL	23.4mA	2.23mA

The design rules and guidelines are shown in table 6-2.

Table 6-2. Design Rules/Guidelines

! Design Rules/Guidelines ! !	!Address Bus,! !SC Bus 0-4		! All Other ! ! Bussed ! ! Lines	Chained ! Chaines ! Lines !
!	! !		!	!
! Maximum allowable load	!		!	! !
! per card - high state	! 130uA !	250 u A	! 60uA	! 400uA !
! Maximum allowable load	!!!!		!	! !
! per card - low state	! 1.2mA !	1.2mA	! 1mA !	! 10mA !
1	!!!		!	!!!
! Minimum allowable drive			!	! !
! capability - high state	! 2.6mA !	5.0mA	! 1.2mA	! 1mA !
! Minimum allowable deduction	!		1	! !
! Minimum allowable drive		26.4	1 20 4	
! capability - low state	! 24mA !	24mA	! 20mA	! 20mA !
+	!		!	! !

6.3.4.3 AC Loading

Every connection made to any given line places a a capacitive load on that line due to PC board trace capacitance and due to the integrated circuit input or output capacitance. Care must be taken to insure that any given line is not capacitively overloaded as this results in slowing its switching speed down below a tolerable point. Typical delays are in the range of 2ns/50pF for a line driven by an LS240/241 and 4ns/50pF for an LS373/374.

The AC loading specifications, as with the DC loading rules, should be strictly adhered to for the I/O interfaces, but can be used merely as guidelines for processor and memory cards. Signal timing calculations are made considering actual worst case loads as shown in table 6-3. Again, a 20-slot system is assumed.

6.3.4.4 Data Bus

Each card may not exceed 60pF load per line.

6.3.4.5 All Other Lines

Each card may not exceed 25pF load per line.

6.4 INTERFACE REQUIREMENTS

The following paragraphs deal exclusively with the logical backplane. The protocols and conventions used by all L-Series cards to interact over the backplane are classified and described. An important feature of the L-Series computer is its distributed intelligence. Every interface card in the system has the capability of handling its own memory accesses (DMA), of decoding its own instructions, and of forcing the central processor into slave mode processing. Each of these three capabilities and the protocols with which they are implemented are described. You may find it helpful, while working through each handshake protocol, to refer to the glossary of signal definitions in table 6-37.

Table 6-3. Capacitance Data on 20-Slot System

PIN	SIGNAL	C IN pF L
J1 - 1,2	ICHID, ICHOD	40
J1 - 3,4	MCHID, MCHOD	25
J1 - 5	MLOST	200
J1 - 6	MCHODOC	850
J1 - 7	PFW	200
J1 - 9,10,11,12,17	SCO - SC4	400
J1 - 18	SC5	900
J1 - 19, 20,, 34	ADDRESS BUS	500
J1 - 35,36,,50	DATA BUS	1300
J2 - 1	CP UT URN	400
J2 - 3	REMEM	600
J2 - 4	VALID	550
J2 - 5	IORQ	580
J2 - 6	INTRO	650
J2 - 7	MP	500
J2 - 8	RNI	500
J2 - 9	MEMGO	550
J2 - 10	PE	500
J2 - 11,12	SCHID, SCHOD	30
J2 - 13	IAK	500
J2 - 14	IOGO	500
J2 - 16	SLAVE	740
J2 - 18	MRQ	550
J2 - 20	FCLK	500
J2 - 22	CCLK	620
J2 - 23	SPRQ	250
J2 - 24	SCLK	500
J2 - 25	CRS	500
J2 - 26	PON	550
J2 - 28	BUSY	400

NOTE: All capacitances shown are worst case figures.

6.4.1 MEMORY ACCESS PROTOCOL

Every card that accesses memory uses the same handshake protocol. This approach greatly simplifies the operation of multichannel DMA. The DMA feature of every L-Series I/O interface allows input or output operations to proceed without processor intervention, significantly easing the processing requirements on the CPU. The processor is the lowest-priority DMA device because if any other card pulls on the open-collector line MRQ (Memory Request), the processor is held off from doing a memory cycle. The processor may be locked out entirely for up to 72 usec by high speed interfaces using adjacent memory cycles. In order to prevent being locked out entirely, the processor can assert the CPUTURN— signal which informs the interface cards not to reassert MRQ after their current memory request is satisfied. For more information on CPUTURN, refer to the definition in table 6-37.

A priority scheme is used in the L-Series to resolve contention between interfaces wanting memory cycles. An interface wanting a memory cycle will assert MRQ-, MCHOD-, and MCHODOC-. The first signal, MRQ-, will disable the processor from taking the next memory cycle. MCHOD- is part of a priority chain which will ripple down, disabling all lower-priority interfaces. MCHODOC- is a look-ahead on this chain. It is used as the top of the chain for the stack of lowest-priority slots. Although MRQ- may be asserted by one or more interfaces at any given time, MEMGO- may only be asserted by the one An interface determines if it is interface that gets the memory cycle. entitled to a memory cycle (to assert MEMGO-) by monitoring certain backplane signals. It can initiate a memory cycle on any falling edge of SCLK- when BUSY- is high, its MCHID- is high, and its MRQ- has been asserted for at least one cycle. This stipulation means that contention among I/O cards for memory always has one cycle of SCLK in which to be resolved, namely, the cycle which occurs just before the assertion of MEMGO-.


The processor card begins its access to memory by asserting MEMGO- on the falling edge of SCLK-. If an I/O interface card desiring a DMA transfer asserts MRQ- on that same edge, the processor card must immediately relinquish its claim to accessing memory by releasing MEMGO- prior to the next rising edge of SCLK-. Therefore, contention between the processor and any I/O interface for memory is resolved during the long half cycle between the falling and rising edges of SCLK-. MEMGO- will be asserted at the completion of all current DMA requests. Refer to table 6-18 for the aborted MEMGO-timing specifications.

6.4.2 MEMORY HANDSHAKE TIMING

Memory handshake timing is shown in figure 6-8.

6.4.3 INTERRUPT PROTOCOL

The L-series interrupt system is identical in function to that of its predecessor 2100-series computers, with a multi-level vectored system. In the L-Series, interrupt priority is determined by physical proximity to the processor on the interrupt priority chain only, similar to the 2100-series convention. There is a difference, however; in the 2100-series, the physical slot location determines a device's select code (and hence its interrupt vector address), whereas in the L-Series the select code is independent of a cards physical location. The select code is determined by setting six switches, one per select code bit, on each I/O interface.




- 1. An interface card asserts MRQ- to request a memory cycle. (MCHOD- and MCHODOC- are asserted simultaneously to hold off all lower priority cards).
- 2. An interface card asserts MEMGO-, if one cycle after the assertion of MRQ-, it still has priority; i.e., its MCHID- is high. If MRQ- is not asserted, the MEMGO- is from the processor card, or an interface card during an interrupt cycle.
- 3. An interface card releases MRQ- at the end of the short half cycle when MEMGO- is released.
- 4. The memory asserts BUSY-, once MEMGO- has been asserted, in order to hold off other memory cycles until this cycle can be completed.
- 5. MEMGO- is released one cycle after being asserted.
- 6. The memory asserts VALID- during the last cycle of BUSY-.
- 7. The release of VALID- signals that data is valid on backplane.
- 8. The release of BUSY- signals that a new memory cycle can begin.
- 9. The address bus is driven by the interface card during the assertion of MEMGO-.
- 10. In the case of a memory write cycle, the interface data is valid on the backplane shortly after the address bus.
- 11. In the case of a memory read cycle, the memory guarantees valid data on the rising edge of VALID-.

Figure 6-8. Memory Handshake Timing

An interrupt request occurs when a card's CONTROL flip-flop is set and the FIAG flip-flop gets set by either the interface itself or the execution of an instruction. cause the This willinterface to interrupt-requesting signal INTRO- on the backplane. INTRO- is a common signal (open collector, wired-OR) used by all interfaces to notify the processor that any one of the interfaces would like an interrupt. interrupt acknowledgement, IAK-, from the processor card, is triggered by an interrupt request from any of the I/O interfaces. When the CPU chip reaches the state where it is ready to fetch the next instruction, and if the interrupt system is enabled and interrupts are not temporarily being held off, then the processor will assert IAK-.

Because interrupt servicing is accomplished with the help of a memory cycle, the handshake in figure 6-9 is similar to that in figure 6-8. Since it is transparent to the memory whether or not an interrupt is being serviced, BUSYand VALID- have exactly the same function in the two timing diagrams. MEMGOhas the same function as in a normal memory cycle except that during its assertion, the address bus is driven with the interface card's select code. The data which is read from this location in memory is used as the next instruction executed by the processor. This instruction will normally be a jump (JSB, I) to the location of some interrupt service routine. interface card asserts INTRQ-, it also pulls on ICHOD-. ICHOD- will disable lower-priority cards from requesting interrupt service. high-priority card preempts the request, ICHID- will go low, disabling the The lower-priority card should maintain its request until requesting card. its ICHID- goes back up and the card can be serviced.

If any contention exists between an IAK- assertion and an MRQ- assertion, the DMA request will win. Both IAK- and MRQ- assertions may occur simultaneously on the falling edge of SCLK-, but IAK- will be deasserted prior to the next rising edge of SCLK-. The assertion of IAK will be permitted at the completion of all current DMA requests. Refer to table 6-11 for the aborted IAK- timing specifications.



- 1. An interface card pulls on INTRQ- to request interrupt service.
- When the processor has reached the appropriate state and if the interrupt system is enabled, and interrupts are not temporarily being held off, then it will acknowledge the interrupt request by asserting IAK-.
- 3. As soon as the interface card asserts MEMGO, it knows its interrupt will be serviced so it releases INTRQ-.
- 4. The interface card asserts MEMGO- to initiate a memory cycle, and during the one cycle of SCLK it holds MEMGO- low, it drives the lower 6 bits of the address bus with its select code, and the upper 9 bits with zeros.
- 5. The processor releases IAK- upon the assertion of BUSY-.

Figure 6-9. Interrupt Timing

6.4.4 INTERRUPT LATENCY

For this discussion, interrupt latency is defined as the time from the user's interrupt request to the assertion of IAK by the processor. In the best case, the interrupt can be serviced as soon as it is received, which with a 227 SCLK is 880 nsec. Generally, the interrupt cannot be serviced until a DMA cycle completes or until an instruction has finished executing. In addition, interrupts are temporarily held off for one instruction time after a JMP,I, JSB,I, or I/O instruction is executed. Therefore, worst case interrupt latency is highly dependent on the software which is running at the time of the interrupt. Assuming no more than three channels of DMA self-configure at once, and no more than three adjacent instructions that hold off interrupts are executed back-to-back, the maximum interrupt latency is 830 usec.

MINIMUM	TYPICAL	MAX IMUM
0.88 usec	1.6 usec	830 usec

6.4.5 REMOTE MEMORY ACCESS

All I/O interface cards have the capability of accessing a remote memory (i.e., a memory other than that plugged into the backplane directly above the processor card). In order to access the remote memory, an interface card must assert REMEM- with MEMGO-. The assertion of REMEM- will signal the local memory to ignore MEMGO-. Instead, a cycle with the remote memory will be initiated. This function is reserved for use by future processors. It is not currently used in the L-Series.

6.4.6 EX PANDED MEMORY ACCESS

To facilitate DMA access to expanded memory, each L-Series I/O card has been designed with a 5-bit Address Extension Bus (SCO-4) that is driven onto the backplane simultaneously with the address bus during a memory access.

6.4.7 I/O TRANSFER PROTOCOL

The L-Series I/O structure is such that I/O instructions are not executed by the CPU; instead, they are decoded by the interface card to which they apply, then executed by that interface card in conjunction with the CPU. The instruction decoding and executing capability of the interface card is provided by a Silicon-On-Sapphire (SOS) chip, the IOP chip, located on each interface card. The I/O handshake uses the two signals IORQ-, I/O request by an interface card, and IOGO-, go ahead signal from the processor card.

The processor card's IOGO- may be preempted by concurrent DMA activity. Both IOGO- and MRQ- are asserted on the falling edge of SCLK-; thus the processor may come into contention with an I/O interface card if both signals occur simultaneously. The DMA activity has higher priority than the processor so that IOGO- must be deasserted prior to the next rising edge of SCLK-. When all concurrent DMA has completed, then IOGO- may be asserted on the backplane to complete the I/O handshake. Figure 6-10 illustrates a normal I/O handshake. For more information on a preempted I/O handshake and aborted IOGO-, refer to the timing specifications in table 6-14.

6.4.8 I/O INSTRUCTION EXECUTION

The I/O instructions may be broken down into three groups in terms of their execution requirements, as follows:

A. Data Transfer I/O instructions - OTA/B, LIA/B, MIA/B

This group requires a double handshake as shown in figure 6-10. In the first half of the handshake, a control word is transferred from the interface card to the processor card. In the second half of the handshake, the data is transferred either into or out of the A or B register, according to which of the six instructions above is being executed. I/O transfers over the backplane have lower priority than DMA transfers, and can be preempted. DMA transfers can occur while an I/O instruction is in the process of being executed, i.e., between the two halves of the handshake.

B. Status Sensing Instructions - SFS, SFC

This group requires, at most, a single handshake during which a control word from the interface card to the processor (signaling the program counter) is transferred. If no skip is required, no handshake occurs.

C. Status Altering Instructions - STC, CLC, STF, CLF

This group requires no interaction with the CPU. The interface card executes these instructions itself, and never needs to assert IORQ-.


6.4.9 SLAVE MODE TRANSFERS

An interface card may force the processor card to enter an I/O handshake by pulling down the open-collector line SLAVE-. Once in slave mode, the interface has the capability of accessing the internal CPU registers, and does so with the use of the same handshake signals as in the I/O transfer protocol as illustrated in figure 6-11. Once the slave mode has been entered, an interface card may keep the processor in that mode as long as desired by setting a bit in the control word (transferred during the first half of the handshake) which signals that another double handshake will occur. Note that the slave chain (SCHID-, SCHOD-) operates differently from the other chains in that its quiescent state is low or disabled. It is enabled only for one cycle at a time, during which the highest priority interface card pulling on SLAVE-must assert IORQ-, thereby entering slave mode. See figure 6-11 for slave mode operation.

The control words which are sent to the CPU by an interface card during an I/O instruction (requiring a handshake), and during all slave mode processing are made up of five bits using bits 8 through 4 of the data bus. These control words are defined below:


		Data	Bus	Bit	
	8*	7	6	5	4
NOP	X	0	0	0	0
Load Program Counter	X	0	0	0	1
Load A	X	0	0	1	0
Load B	X	0	0	1	1
Clear O	X	0	1	0	0
Set 0	X	0	1	0	1
OR into A/B	X	0	1	1	0
Increment Program Counter	X	0	1	1	1
Read E and O	X	1	0	0	0
Enable ROMs	X	1	0	0	1
Read A	X	1	0	1	0
Read B	X	1	0	1	1
Clear E	X	1	1	0	0
Set E	X	1	1	0	1
Read P	X	1	1	1	0
Read and Increment P	X	1	1	1	1

^{*} Loop for next control word if X=1; last handshake if X=0.



7700-564

- 1. Processor asserts RNI- to inform all system cards that an instruction is being fetched from memory.
- Memory asserts VALID— to inform all system cards that data on the backplane will soon be valid. Each interface should now latch the instruction off the data bus, and decode it to see if it is an I/O instruction to its select code.
- 3. An interface card pulls on IORQ- to signal that it recognized the I/O instruction and needs the CPU in order to execute it.
- 4. The processor asserts IOGO- to indicate that it is ready to receive a command from the interface card.
- 5. The interface card releases IORQ- to signal the processor that the control word will be available on the data bus on the second rising edge of SCLK-.
- 6. The processor releases IOGO- when it has clocked the command off the backplane.
- 7. The interface card reasserts IORQ- one cycle after it was released if another handshake is needed in order to transfer a data word.
- 8. The processor reasserts IOGO- in order to indicate that it is ready to receive an operand in the case of an input operation, or that data will be valid on next falling edge in the case of an output operation.
- 9. The interface card releases IORQ- to indicate that it has latched an operand off the backplane in the case of an output operation, or that an operand will be valid on the backplane on second rising edge in the case of an input operation.
- 10. The processor releases IOGO- to indicate that it has clocked data off the backplane in the case of an input operation, or that the handshake is complete in the case of an output operation.



- 1. An interface card asserts SIAVE- to request the processor to enter slave mode.
- 2. When the processor has completed executing the current instruction, it acknowledges the assertion of SLAVE- by de-asserting SCHOD- for one cycle.
- 3. Worse case, the SCHID/SCHOD priority chain has propogated down to the lowest-priority interface card by the end of that cycle, so that the last SCHID- will go high for one cycle.
- 4. The interface card received the enabling signal when its SCHID- signal went high, and can now pull on IORQ- in order to initiate the I/O handshake. The rest of the I/O handshake can then proceed exactly as shown in figure 6-10.
- 5. The interface card de-asserts SLAVE- once it has asserted <code>IORQ-.</code>

Figure 6-11. Slave Mode Timing

6.5 SIGNAL TIMING SPECIFICATIONS

The L-Series cards can be categorized into four types for backplane timing: memory, processor, analysis interface, and I/O Master. Each of these four types of cards has its timing requirements for the signals it receives and its timing guarantees for the signals it generates. In order to insure the basic integrity of all backplane interactions, it is necessary only to ascertain that all requirements are satisfied by the guarantees. All timing guarantees take into account the signal propogation delay due to line length and loading.

In tables 6-4 through 6-36, timing specifications are given in terms of both requirements and guarantees. All backplane signals are listed in alphabetical order.

Please make note of the following abbreviations which are used. All times are given in nanoseconds unless otherwise indicated.

DEFINITION OF TERMS USED IN TIMING SPECIFICATIONS

AI - Analysis Interface 10285A Interface between the L-Series computer and a logic analyzer. BBBattery Backup The L-series Battery Back-Up Card (part number 12013-60001). С Cyc le One cycle of Slow Clock (SCLK). f Frequency The number of cycles per unit time of a given signal. I/O - I/O Master The L-series I/O Master consists of an SOS IOP chip and TTL logic which together performs all the backplane I/O interfacing functions in the L-Series computer. LHC -Long Half Cycle The Long Half Cycle refers to the time period when SCLK- is low. M The L-series 64Kbyte dynamic RAM card (12004A). P Processor The 12001A processor card with SOS central processor unit (CPU) chip.

DEFINITION OF TERMS USED IN TIMING SPECIFICATIONS

PS - Power Supply (HP 12035A)


SHC - Short Half Cycle

The Short Half Cycle refers to the time period when SCLK- is high.

t

D - Delay time


The time interval from a signal edge used as a reference point to the point in time when the specified signal is guaranteed to be stable on the backplane.



t

DHL- Delay time high to low


The time interval from a signal edge used as a reference point, to the point in time when the specified signal is guaranteed to be low if in fact it is going low.




NOTE

In these timing diagrams, a high notch is 2.0 volts and a low notch is 0.4 volts as shown below.





The time interval from a signal edge used as a reference time to the point in time when the specified signal is guaranteed to be high if in fact it is going high.




DZ Delay time to high impedance

The time interval from a signal edge used as reference to the point in time when the specified signal will no longer be actively driven.

t F - Fall time


t

The time interval during which a signal is in transition from high to $low_{\:\raisebox{1pt}{\text{\circle*{1.5}}}}$




H - Hold time

The period of time during which a specified signal must remain stable at its logic level after a certain reference edge.




t



XLM - Expanded Memory
Any memory subsystem of 128 to 512 Kbytes.


6.5.1 DUAL-SPEED CLOCK REFERENCES

FCLK- and SCLK- are dual-speed clocks. Although their nominal frequencies are 22.016 MHz and 4.4032 MHz, respectively, they slow down to half this speed during the assertion of IOGO- on the backplane. All timing references to these clocks, when not specified, are valid for either of the frequencies. When it is necessary to distinguish between the frequencies, the subscript 1 is used for the faster and 2 for the slower frequency.




6.5.2 INTERACTIVE TIMING EXAMPLES

Previous timing examples have shown handshakes or protocols by type of interaction. In actuality, however, transactions may start only to be preempted by other higher priority transactions and held off for an indefinite period of time. Figures 6-12 and 6-13 show various transactions over the backplane which begin, are preempted, and then later are allowed to complete.



- 1. MRQ- is held asserted for 21C during a four-word self- configuration.
- 2. All assertions of MEMGO- are labeled with their source; P for processor, I for I/O Master.
- 3. The processor fetches an LIA instruction.
- 4. The I/O Master asserts IORQ- upon recognition of the LIA, but the processor is held off from responding by [5].
- 5. The first actual DMA data transfer takes place.
- 6. The first half of the I/O instruction handshake can now complete.
- 7. The second DMA data transfer takes place. It happened when memory was refreshing, so BUSY- is asserted for 5C instead of the usual 2C in order that the refresh can complete.
- 8. Now that this DMA transfer is complete, the I/O handshake can complete.

Figure 6-12. Interactive DMA and I/O Instruction Timing



- 4. An LIA is executed, interleaved with DMA as in figure 6-12.
- 5. After the NOP instruction is fetched, the processor can respond to the interrupt caused by Flag 30.
- 6. The I/O Master does not release INTRQ, because it now also has a DMA completion interrupt pending.

Figure 6-13. Interactive DMA, I/O Instruction, and Interrupt Timing

Table 6-4. Timing Specifications for ABO - 14

_	Table 6	5-4. Timing Specif	1cat10	ns for A	BO - 14		
PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t	SCLK-↑	Edges that occur					
su	•	during MEMGO		М	0	1	
		-					
t	SCLK-↑	During Processor					
su		MEMGO		XLM	25		
	CCT V- 1	During DMA MEMGO		XLM	-20		
t	SCLK-↑	During Dur hendo		ALIT	20		
su							
t	SCLK-1	Edge that occurs		M,XLM	67		
h	•	during MEMGO-					
							100
t	SCLK-1	Edge that causes	1/0				100
D	İ	MEMGO-1		:			
t	SCLK-1	Edge that causes	I/O	i	20		
h	DOLL J	MEMGO-†	,				
t	SCLK-1	Edge that occurs	P		220		
su		during MEMGO-↓					
		71. 11.4	n		20		
t ,	SCLK-1	Edge that causes	P		20		
h		MEMGO-↑					
t	SCLK-1	lst after BUSY-↑	P				70
D		following MRQ-↑					
		_ ,					
t	MRQ−↓	CPU can be held	P		10		45
DZ		off by MRQ- from					
		any interface					
t	SCLK-1	Due to MRQ-↓	P				95
DZ	JOEK J	Due to my	-				
t	SCLK-1	Edge that causes	P				185
н		IAK-1					
				B			
t	SCLK-	Edge that occurs		P	0		
su	1	during MEMGO- in interrupt cycle.					
		Interrupt cycle.					
t	SCLK-	Same edge		P	100	1	
Н						1	
	<u> </u>	<u></u>	1	<u> </u>	<u> </u>	1	<u> </u>

Table 6-4. Timing Specifications for ABO - 14 (Continued)

t su	SCLK†	Edge that occurs during MEMGO		AI	- 45	
t h	SCLK-†	Edge that occurs during MEMGO		AI	106	
t su	SCLK†	Edge that occurs during MEMGO in interrupt cycle		AI	- 45	
t	SCLK-1	Edge that causes MEMGO-† during interrupt cycle	. .	AI	25	

Table 6-5. Timing Specifications for BUSY-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t DHL	SCLK-1	Edge that occurs	M,XLM		0		44
t DLH	SCLK-↑	2C later if memory was not doing refresh	M,XLM		0		44
t DLH	SCLK-↑	3C-5C later if memory was doing refresh when MEMGO- occurred	M,XLM		0		44
t SU	SCLK-↓	In order to hold off MEMGO-		I/O	5		
t h	SCLK-1			1/0	5		
t DHL	SCLK-↑	During MEMGO- for boot ROM access	P				65
t DLH	SCLK-↑	3C later	P				40
t su	SCLK-1	Any falling edge		P	5		
t H	SCLK-1	Same edge		Р	10		ĺξ
t pw		Longer than 2C when doing refresh.	М		2C-50 nsec	2C	5C
t pw		Longer than 2C when doing refresh.	XLM		2C-50 nsec	2C	4C
t su	SCLK-1	Any falling edge		AI	1		
t H	SCLK-↓	Same edge		AI	7		

Table 6-6. Timing Specifications for CCLK-

PARAMETER	REFERENCE	NOTES		REQ'D BY	MIN	TYP	MAX
f		To all other backplane signals	P			14.7456 MHz	14.7471 MHz
Duty cycle			P		30%	50%	

Table 6-7. Timing Specifications for CPUTURN-/COTURN-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
CPUTURN- t DHL	scrk-1	That causes MEMGO-↓	P				210
t DHL	SCLK-↓		P				120
CP UTURN- t SU	SCLK-↓	To inhibit MRQ-		1/0	25		
t H	SCLK-↓	Same edge		1/0	- 5		
COTURN- t SU	SCLK-↑	Edge that occurs during MEMGO		XLM	90		
t H	SCLK-↑	Edge that occurs during MEMGO		XLM	67		

Table 6-8. Timing Specifications for CRS-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t pw	asynchronou	18		М	20		
t pw				XLM	1C		
t pw				1/0	1C		
t SU	SCLK-↓			1/0	-30		
t DHL	SCLK-↓	No concurrent DMA	P				35
t DHL	SCLK-↓	End of DMA	P				117
t DLH	' Next SCLK-↓ 		P				50

Table 6-9. Timing Specifications for DBO -15

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t. D	SCLK-↑	During MEMGO-		М			23
t D	SCLK-↑	During MEMGO		XLM			4
t h	SCLK-↑	Same edge	:	M,XLM	90		227
t SU	SCLK-↑	That causes VALID-↑	M		126		
t SU	SCLK-↑	That causes VALID-↑	XLM		20		
t H	SCLK-↑	That causes VALID-†	M,XLM		91		
t SU	VAL ID-↑	All cases	M,XLM		50		
t h	VAL ID-↑	Same edge	M,XLM		50		
t D	SCTKT	Edge that causes MEMGO-↓ (DMA)	1/0				140
t H	SCLK↓	Edge that causes MEMGO-1 (DMA)	I/O		35		
t D	SCLK1	First SCLK- after IOGO-↓* (I/O instruction)	1/0		,		315
t H	SCLK↑	Third SCLK-† during IOGO- (I/O instruction)	1/0		65		
t su	VAL ID-↑	DMA read		1/0	50		
t H	VALIƊ-↑	DMA read		1/0	50		180
t su	SCLK-↓	Second SCLK-↓* during IOGO- (I/O instr)		1/0	10		

^{*}Provided IOGO-\(\psi \) met 10-nsec set-up time to previous SCLK-\(\frac{1}{2} \).

Table 6-9. Timing Specifications for DBO - 15 (Continued)

PARAMETER	REFERENCE		GUAR BY	REQ'D BY	MIN	TYP	MAX
t H	SCLK-↑	Third SCLK-↑* during IOGO- (I/O instr)		1/0	40		227
t SU	SCLK-↑	Edge that causes VALID-↑ (memory read)		P	20		
t H	SCLK-↑	Same edge (memory read)		P	15		
t su	SCLK-↑	Second SCLK-↑ after SCLK-↓ which causes IORQ-↑ (I/O instr)		P	20		
t H	SCLK-↑	Same edge (I/O instr)		P	15		227
t Dl	SCLK-↑ 1	Edge that causes MEMGO-1 (memory write)	P				120
t H	SCLK-↓	Edge that causes MEMGO-↑ (memory write)	P		25		
t D	SCLK-↑	Edge that precedes SCLK-↓ which causes IOGO-↓ (I/O write)	l		30		110
t H	SCLK-↑	Edge that precedes SCLK-↓ which causes IOGO-↑ (I/O write)			15		
t D	SCLK-↓	During VALID- (boot ROM fetch)	P				50
t	SCLK-↓	Following an I/O handshake	P				210

Table 6-9. Timing Specifications for DBO - 15 (Continued)

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t h	SCLK - ↓	Edge that follows VALID-† (boot ROM fetch)	P		20		
t D	SCLK-↓	First after BUSY-† following MRQ-†	P				120
t DZ	MRQ-↓	Assertion of MRQ- will cause CPU to stop driving DB	P		20		65
t DZ	SCLK-↓	Due to MRQ-↓	P				145
t D	SCLK-↓	During VALID- (A/B instr fetch)	P				110
t H	SCLK-↓	First after VALID-↑ (A/B instr fetch)	P		20		
t D	SCLK-↑	That occurs during MEMGO		AI			40
t H	SCLK-†	Same edge		AI	90		
t su	SCLK-↑	That causes VALID-↑		AI	0		
t H	SCLK-↑	Same edge		AI	15		
t su	SCLK-↑	Second after SCLK-↓ which causes IORQ-↑ during I/O instr		AI	0		
t H	SCLK-↑	Same edge			15		

Table 6-10. Timing Specifications for FCLK-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
T p				М	36		
T P				XLM	45		
f				M XLM			27.7778 MHz 22.0171 MHz
f 1	While IOGO- is high		Р		22.0149 MHz	22.016 MHz	22.0171 MHz
duty cycle	While IOGO- is high		P		29%	50%	71%
f 2	While IOGO- is low		P		11.0074 MHz	11.008 MHz	11.0086 MHz
duty cycle	While IOGO- is low		P		41%	50%	59%
T p				AI	45		
f				AI			22.0171 MHz

Table 6-11. Timing Specifications for IAK-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t. SU	SCLK-↑			1/0	10		
t. H	SCLK-↑	Same edge		1/0	25		
t PW				1/0	2C		3C
t. SV	SCLK-↓	To inhibit MRQ		1/0	25		
t H	SCLK-↑	Same edge		I/O	0		
t D1	SCLK-1		p				55
t. D2	SCLK -↑ 2	Following an I/O handshake	P				145
t: H	SCLK-↓	First after BUSY-↓	P		15		
t. D	SCLK-↓	First after BUSY-† following MRQ-†	P				60
t. DLH	MRQ - ↓		P		10		55
t DLH	SCI'K-1	Due to MRQ-↓	P				90
t. SU	SCLK-1			AI	3		
t H	SCLK-↑	Same edge		AI	20		
t PW				AI	2C		
t pw				XLM	1C		

Table 6-12. Timing Specifications for ICHID-/ICHOD-

PA RAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
ICHID- t SU	SCLK-↓	Second SCLK-↓* during IAK-		1/0	10		
ICHID- t H	SCLK-↓	Third SCLK-↓* during IAK-		I/O	50		
t D	Asynch- ronous	ICHID-↓ to ICHOD-↓	I/O			5	7.5
I CHOD- t DHL	SCLK-↑	Edge that causes INTRQ-↓	1/0				200
I CHOD- t H	IAK-†	ICHOD- is held low during the entire assertion of IAK-	I/O		SHC		
I CHOD- t DHL	IAK-↓		P				50
I CHOD- t H	IAK-↑		P		0		

Table 6-13. Timing Specifications for INTRQ-

PA RAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t DHL	SCLK-↑		1/0				200
t DLH	SCLK-↓	Third SCLK- after IAK-↓*	1/0				300
t su	SCLK-1			P	15		
t H	IAK-↓			P	0	:	

^{*}Provided IAK- met 10-nsec set-up time to previous SCLK- \uparrow .

Table 6-14. Timing Specifications for IOGO-

PA RAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
			D1			111	MAA
t SU	SCLK-↑	During IORQ-		1/0	10		
t h	SCLK-↑	Same edge		1/0	25		
t pw		3↑ of SCLK-		1/0	2C + LHC		
t SV	S CLK-↑	To inhibit MRQ		I/O	25		
t H	SCLK-↑	Same edge		1/0	0		
t DHL	SCLK-↓		P				50
t DLH	SCLK-†	Second SCLK-† after SCLK-↓ that caused IORQ-†	P				40
t DLH	SCLK-↑	Second SCLK-↑ after SCLK-↓ that caused IORQ-↑		AI			100
t DLH	S CLK-↓	SHC later		AI	5		
t DHL	SCLK-↓	Second after BUSY-† following MRQ-†	P				50
t DLH	MRQ-↓		P				50
t DLH	SCLK-↓	Due to MRQ-↓	P				85
t su	SCLK-†			AI	10		
t H	SCLK-↑			AI	25		

Table 6-15. Timing Specifications for IORQ-

PA RAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t DHL1	Data bus valid during VALID-*	l refers to first handshake request after RNI-↓	I/O				325
t DHL2	S.CLK-↓	2 refers to second SCLK-↓ after** IOGO-↓ (double handshake only)	1/0				145
t DHL3	SCLK-†	SCLK-↑ following SCHID-↑ (3 refers to initial IORQ-↓ on slave cycle)	1/0				45
t DLH	SCLK-↓	First SCLK-↓ after IOGO-↓**	1/0				210
t SU	SCLK-↓	5C+SHC after SCLK-1 which causes RNI-† or VALID-†		P	50		
t h	SCLK-↓	Same edge		P	10		
t SU	SCTK-↑	1C after edge which caused second assertion of IORQ-		P	50		
t h	SCLK-1	Same edge		P	10		
t SU	SCLK-↓	Following any release of IORQ		P	50		
t h	SCLK-↓	Same edge		P	10		

^{*} During VALID-, there could be false assertions of IORQ- due to the data bus being in transition. This will not affect system operation, however, because the processor does not check IORQ-until two states after RNI-↑ when IORQ- is guaranteed to be valid.

^{**} Provided IOGO-↓ met 10-nsec set-up time to previous SCLK-↑.

Table 6-15. Timing Specifications for IORQ- (Continued)

PA RAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t SU	S CLK−↓	First SCLK-↓ after SCHOD-↓		P	50		
t h	S CLK-↓	Same edge		P	10		

Table 6-16. Timing Specifications for MCHID-/MCHOD-, MCHODOC-

PA RAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
MCHID- t SU	SCLK-↓			1/0	5		
MCHID- t h	SCLK-↓	Same edge		1/0	20		
t DHL		MCHID-1 to MCHOD-1	1/0			5	7
MCHOD- t DHL	SCLK-↓	Edge that causes MRQ-↓	1/0				30
MCHODOC- t: DHL	SCLK-↓	Edge that causes MRQ-↓	1/0				55
M CHODOC- t DLH	SCLK-↓	Edge that causes MRQ-†	I/O				165

Table 6-17. Timing Specifications for MEMDIS-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t SU	SCLK-↑	Edge that occurs during MEMGO-		M,XLM	30		
t h	SCLK-↑	Same edge		M,XLM	0		
t DHL	SCFK-↑	Edge that causes	P				30
t DHL	SCLK -↑ 2	Following an I/O handshake	P				120
t DLH	SCLK-↓	First SCLK-↓ after BUSY-↓	P				30
t DHL	SCLK-↓	First after BUSY-↓ following MRQ-↑	P				30
t DLH	MRQ-↓		P				25
t DLH	SCLK-I	Due to MRQ-	P				70

Table 6-18. Timing Specifications for MEMGO-

PARAMETER	REFERENCE		GUAR BY	REQ'D BY	MIN	TYP	MAX
t SU	SCLK-↑			M,XLM	10		
t h	SCLK-↑	Same edge		М	SHC		215
t h	SCLK-↑	Same edge		XLM	0		
t DHL	SCLK-↓		1/0				45
t DLH	SCLK-↓	Next edge	1/0		30		110
t DHL	sclk-↓		P				40
t DHL	SCLK-↑ 2	Following an I/O handshake	P				130
t DLH	SCLK-↓	First SCLK-↓ after BUSY-↓	P				100
t DHL	SCLK-↓	First after BUSY-↑ following MRQ-↑	P				45
t DLH	MRQ −↓		P			ı	95
t DLH	SCLK-↓	MEMGO- aborted by MRQ- from edge which caused MEMGO	P				125
t su	SCLK-↑		ΑI		4		
t h	SCLK-†	Same edge	AI		15		

Table 6-19. Timing Specifications for MLOST-

PA RAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t, t			ВВ				50
t su	PON+↑		ВВ		500 usec		
t h	PON+†		ВВ		10 ms ec		l sec
t h	PON+ 1		SW*		5 ms ec		

^{*} Processor does not latch MLOST-. During the pretest, the state of this line is used by the software to determine whether or not to initialize memory.

Table 6-20. Timing Specifications for MP+

PA RAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t SV	VALID-†			1/0	0		
t H	SCLK-↑	Second SCLK-† after VALID-† (non-I/O instr). Second SCLK-† after last IOGO† (I/O instr)		1/0	0		
t D	S CLK-↑	1C+SHC before SCLK-1 that causes MEMGO-1	P				205

Table 6-21. Timing Specifications for MRQ-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t DHL	SCLK-↓		1/0				50
t DLH	SCLK-↓	Edge that causes MEMGO-1	1/0		30		110
t SU	SCLK-↑			Р	30		
t H	SCLK-7	Edge that causes BUSY-↓		P	15		
t su	SCLK-↑			AI	4		
t H	SCLK-↑	Same edge		AI	16		
t su	SCLK-↑	Edge that occurs during MEMGO		XLM	90		
t H	SCKL-↑	Edge that occurs during MEMGO		XLM	67		

Table 6-22. Timing Specifications for PE-

	1						
PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t pw	asynchronous	1C=227.1 nsec	М		86		
t pw			XLM		60		
t DHL	VALID-↑	Actually caused by edge of FCLK-	М		-71		3
t DHL	VALID-↑		XLM		- 40		30
t pw		Must occur during window		1/0	50		
t SU	Start window SCLK-1	First edge after edge that causes RNI-↓ (instr fetch window)		1/0	0		
t h	 End window SCLK-†	First edge after VALID-† (instr fetch window)		I/O 	0		
t SU	Start window SCLK-1	First edge after edge that causes VALID-1 (DMA window)	1	1/0	0		
t h	End window SCLK-1	Second edge afte edge that causes VALID-↑ (DMA window)		1/0	0		
t pw		Must occur durin	g 	Р	50		
t su	Start window SCLK-1	First edge after VALID-↓	· 	P	0		
t su	End window SCLK-↓	First edge after		P	0		

Table 6-23. Timing Specifications for PFW-

PA RAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t SV	PON+↓		PS		5 ms ec		
t SV	PON+†		PS		10 ms ec		
t,t r f			PS				50
t su	PON+†			P	50		
t su	bo <i>u</i> +↑	Software requires time for power down routine to execute		SW	5 msec		

Table 6-24. Timing Specifications for PON+

PA RAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t D		Supplies up and within regulation	PS		50 msec	65 msec	100 ms ec
t,t rf			PS				50 nsec
t pw		Time required to fully initialize CPU chip	·	P	2C		
t pw				AI	2C		

Table 6-25. Timing Specifications for PS-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
A11		Same as data bus requirements for all memory writes		M,XLM			
t SU	SCLK-↓	Edge that causes MEMGO-J	P				0
t h	sclk-†	First edge after VALID-↑	P		0		

Table 6-26. Timing Specifications for RCLK+

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
f			P		 005%	4.403 MHz	+.005%
duty cycle			P		37%	40%	43%

Table 6-27. Timing Specifications for REMEM-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t su	SCLK-↑	SCLK- that occurs during MEMGO-		M,XLM	30		
t h	SCLK-↑	Same edge		M,XLM	0		
t DHL	SCLK-↓		1/0				45
t DLH	SCLK-1	Next edge	I/O		30		110

Table 6-28. Timing Specifications for RNI-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t SU	SCLK-↓	That occurs during VALID-		1/0	25		
t H	SCLK-↓	Same edge		I/O	30		
t DHL	SCLK-↑	First edge after MEMGO-↓ from CPU	P				45
t DLH	SCLK-↑	Edge that causes VALID-†	P				45
t pw			P			2C	
t pw				1/0	lC-t su	1C	
t su	SCLK-↓			AI	4		
t h	scrk-↑			AI	11		
t pw	makla 6	20 Timing Chaoif		XLM	1C		

Table 6-29. Timing Specifications for SCO - SC4

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t D	SCLK-1	Edge that causes MEMGO-↓	1/0				90
t H	SCLK-1	Edge that causes MEMGO [^]	1/0		20		
t su	SCLK-1	Edge that occurs during MEMGO-		XLM	35		
t H	SCLK-↑	Edge that occurs during MEMGO-		XLM	67		

Table 6-30. Timing Specifications for SC5

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t DHL	SCLK-↓	Edge that causes MEMGO-↓	1/0				80
t H	SCLK-↓	Edge that causes MEMGOT	1/0		40		180
t su	SCLK-↑	Edge that occurs during MEMGO-		XLM	56		
t H	SCLK-↑	Edge that occurs during MEMGO-		XLM	67		

Table 6-31. Timing Specifications for SCHID-/SCHOD-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t D		SCHID-↓ to SCHOD-↓	1/0			5	7.5
SCHOD- t DHL*		Edge that caused SCHID-↑	1/0				25
SCHID- t SU	SCLK-↑			1/0	0		
SCHID- t H	SCLK-†	Same edge		1/0	15		
t DLH	SCLK-↑		P				15
t DHL	SCLK-†	Next edge	Р				15

^{*} If a low priority interface asserts SLAVE-, a higher priority interface can get the slave cycle if the higher priority interface lowers SCHOD- at any time up until 1C-169 nsec after the SCLK-which caused SCHID-.

Table 6-32. Timing Specifications for SCLK-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
f 1	While IOGO-is high		P		-0.005%	4.403	+0.005%
Duty cycle 1	While IOGO is high		P		33%	40%	47%
t D	FCLK-↑		,	M,XLM	1		21
f 2	While IOGO-is low		P		 005%	2.202	+•005%
Duty cycle 2	While IOGO is low		P		36%	40%	44%

Table 6-33. Timing Specifications for SLAVE-

PARAMETER	REFERENCE	NOTES	GUAR BY	RFQ'D BY	MIN	TYP	MAX
t DHL	SCLK-†		1/0				45
t DLH	SCLK-↑	First edge after SCHID-↓	I/O				130
t SU	SCLK-↓			Р	0		
t h	SCLK-†	Edge that causes SCHOD-↑		P	0		

Table 6-34. Timing Specifications for SPRQ-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t H	IAK-1			P	0		
t SU	SCLK-↑			P	15		

Table 6-35. Timing Specifications for VALID-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t DHL		First SCLK-† after BUSY-↓, no refresh. Second to fourth SCLK-† after BUSY-↓ with refresh.	M, XLM		0		43
t DLH	SCLK-↑	Second SCLK-↑ after BUSY-↓, no refresh. Third to fifth SCLK-↑ after BUSY-↓, with refresh.	M, XLM		0		43
t SU	SCLK-↓			1/0	10		
t h	SCLK-↓	Same edge		1/0	30		
t SU	SCLK-↓			P	10		
t h	SCLK-↓	Same edge		P	10		
t DHL	SCLK-↑	Second SCLK-↑ after BUSY-↓ (boot ROM access)	P				55
t DLH	SCLK-↑	Next edge	P				55
t pw				1/0	lC-t su	1C	
t DHL	SCLK-f			AI			50
t DLH	SCLK-↑			AI	0		50

Table 6-36. Timing Specifications for WE-

PARAMETER	REFERENCE	NOTES	GUAR BY	REQ'D BY	MIN	TYP	MAX
t SU	SCLK-↑	That occurs during MEMGO		М	0		
T SU	SCLK-↑	That occurs during MEMGO		XLM	25		
t H	SCLK-↑	Same edge		M,XLM	67		
t D	SCLK-↓	That causes MEMGO-↓	1/0				100
t H	SCLK-↓	That causes MEMGO-↑	1/0		20		
t D1	SCLK-1	That causes MEMGO-↓	P				65
t D2	SCLK-↑ 2	Following an I/O handshake	P				155
t H	SCLK-1	That causes MEMGO↑	P		20		
t D	SCLK-↓	After BUSY-↑ for MRQ-↑	Р				70
t DZ	MRQ−↓		P		10		45
t DZ	SCLK-1	Due to MRQ-↓	Р				95
t H	SCLK-1	That causes IAK-↓	Р				185
t SU	SCLK-†	That occurs during MEMGO- during inter- rupt cycle		P	0		
t H	SCLK-1	Same edge		P	100		

6.6 SIGNAL DEFINITIONS

Table 6-37 lists all L-Series backplane signals. The signals are listed in alphabetical order, along with their definitions, where they originated, where they go, functions, and general timing specifications. Timing values, when given, are nominal. For specific timing values, see tables 6-4 through 6-36.

Table 6-37. Backplane Signal Definitions

(AB0+)-(AB14+)

FULL NAME: Address Bus 0-14 (Tri-state, high true)

DRIVEN BY: The processor card or the I/O Master during a DMA transfer

or while receiving interrupt service. (In the case of interrupt service, the card drives ABO - AB5 with its select

code and AB6 - AB14 with zeros.)

RECEIVED BY: Memory and processor card.

FUNCTION: The address bus is used to transfer a 15-bit absolute

address to the memory, of which ABO is the least significant bit. The processor will latch the address in case a parity error or memory protect violation occurs. (Won't check for

these during DMA.)

TIMING: The address bus is driven with the assertion of MEMGO-

during a DMA transfer and during an interrupt cycle. In addition, the processor drives the address bus and asserts

MEMGO when accessing the boot ROM.

NOTE: The default address bus driver is the processor card, which

drives the address bus at all times except the following:

1) During the assertion of IAK-.

2) During the assertion of MRQ-.

3) From the assertion of BUSY- until the first SCLK- \downarrow after

the release of BUSY-.

Table 6-37. Backplane Signal Definitions (Continued)

BUSY-

FULL NAME: Memory Busy (Tri-state, low true)

DRIVEN BY: Processor and Memory cards

RECEIVED BY: Processor and interface cards

FUNCTION: BUSY- is asserted by the memory to indicate that it is

unable to begin a new cycle. BUSY- is asserted by the processor when an instruction is being fetched from the

boot ROM.

TIMING: BUSY- is asserted after the rising edge of SCLK-,

following the assertion of MEMGO-. BUSY- is released following the rising edge of SCLK- that precedes the next possible memory cycle by one cycle of SCLK-. BUSY- is

asserted by the processor during a boot ROM access.

CCLK-

FULL NAME: Communications Clock (low true)

DRIVEN BY: Processor card

RECEIVED BY: Interface cards

FUNCTION: This clock provides a fixed frequency which may be used to

drive a state machine, or which may be divided down for

baud rate generation.

TIMING: 14.7456 MHz clock with a 50-percent duty cycle.

Table 6-37. Backplane Signal Definitions (Continued)

COTURN-

FULL NAME: Coprocessor Turn

DRIVEN BY: A coprocessor such as a microprocessor interfaced to

an L-Series backplane.

RECEIVED BY: Expanded (XL) Memory Controller

FUNCTION: Asserted during MRQ to tell the memory card to use the

the processor map. COTURN— may be asserted while MRQ— is high to tell the memory card to use the DMA relocation

registers.

TIMING: COTURN must be asserted one state before MEMGO-| and re-

leased with MEMGO.

CP UTURN-

FULL NAME: Processor Turn

DRIVEN BY: Processor Card

RECEIVED BY: All interface cards

FUNCTION: Asserted during RNI- and in addition, in order to signal

that the processor card requests backplane priority. The assertion of CPUTURN- inhibits all interface cards from reasserting MRQ- once all current requests are satisfied.

TIMING: When the processor wants to get out on the backplane for

any one of three reasons (accessing memory, acknowledging an interrupt, or participating in an I/O handshake) but is held off by DMA, a counter counts 32 MEMGOs before asserting CPUTURN. CPUTURN stays asserted until the proces-

sor starts its transaction on the backplane.

Table 6-37. Backplane Signal Definitions (Continued)

CRS-

FULL NAME: Control Reset (low true)

DRIVEN BY: Processor Card

RECEIVED BY: All cards

FUNCTION: The assertion of CRS- completely resets the I/O system.

All of the following will occur:

- 1. All interface control flip-flops will be cleared.
- 2. All interface flag flip-flops will be cleared.
- 3. All pending interrupts will be cleared except power fail.
- 4. The interrupt system will be turned off.
- 5. The global register will be disabled.
- 6. Fower fail interrupts will be enabled.
- 7. Parity interrupts will be enabled.
- 8. TBG flag and control will be cleared and any pending TBG interrupt will be cleared.
- 9. Memory protect will be turned off and any pending memory protect interrupts will be cleared (this is only important in the boot mode, where memory protect interrupts are suppressed).
- 10. Farity valid LED on memory card will be turned on.

In addition, each interface card interprets CRS- to perform its own various test functions.

TIMING: CRS- is asserted for one cycle of SCLK- when a CLC 0 instruction is executed.

Table 6-37. Backplane Signal Definitions (Continued)

(DBO+)-(DB15+)

FULL NAME: Data Bus 0-15 (Tri-state, high true)

DRIVEN BY: Any memory or interface card or the processor card.

RECEIVED BY: Any memory or interface card or the processor card.

FUNCTION: DBO to 15, of which DBO+ is the least significant bit, are

used for all system data transfers.

TIMING: An interface card will drive the data bus during the

assertion of MEMGO- on a DMA write. The RAM card drives the data bus on a read cycle for one cycle, during the assertion of VALID-. The processor card drives the data bus with the assertion of MEMGO- on a memory write (STA), with IOGO- on an I/O write (OTA), and with VALID- clocked by start of long

half-cycle on A or B fetch or Boot Read.

FCLK-

FULL NAME: Fast clock

DRIVEN BY: Processor card

RECEIVED BY: Memory card

FUNCTION: FCLK- is exactly five times the frequency of SCLK- and is

used by the memory to synchronize various backplane

functions.

TIMING: FCLK- is a 50-percent duty cycle clock with a maximum

frequency of 22.016 MHz. FCLK- is in synchronization with SCLK- such that a positive edge of FCLK- accompanies every

transition of SCLK-.

Table 6-37. Backplane Signal Definitions (Continued)

IAK-

FULL NAME: Interrupt Acknowledge (low true)

DRIVEN BY: Processor card

RECEIVED BY: Any interrupting card

FUNCTION: Asserted to signal that an interrupt request is about to

be serviced and to freeze the interrupt priority chain.

TIMING: IAK- is asserted by the processor card following the start

of the short half cycle of SCLK-. It is held until after the trap cell instruction has commenced. (BUSY-\psi causes

IAK-1.)

ICHID-

FULL NAME: Interrupt Chain In Disable (low true)

DRIVEN BY: The next higher priority card, to whom this signal is

I CHOD-.

RECEIVED BY: All interface cards

FUNCTION: See ICHOD-

TIMING: See ICHOD-

NOTE: See ICHOD-

I CHOD-

FULL NAME: Interrupt Chain Out Disable (low true)

DRIVEN BY: All interface cards, and the processor card (which is the

top of the chain).

RECEIVED BY: The next lower priority card, to whom this signal is

ICHID-.

FUNCTION: Asserted to disable lower priority cards from

interrupting. A high on this line keeps interrupt generation enabled. ICHOD— is part of the ICHID—/ICHOD—

daisy chain, used to determine interrupt priority.

Table 6-37. Backplane Signal Definitions (Continued)

TIMING: Asserted by an interface card when its ICHID line goes

low, or when its FLAG and CONTROL flip-flops get set. De-asserted when ICHID- goes high, and on either a CLF, CLC or PON+. Asserted by processor card on power fail,

memory protect, parity error, UIT or TBG interrupts.

INTRQ-

FULL NAME: Interrupt Request (open-collector, low true)

DRIVEN BY: All interface cards

RECEIVED BY: Processor card

FUNCTION: Asserted to signal an interrupt request, and held low

until the interrupt gets service, until PON+ goes low, or

until a CLC 0 is executed.

TIMING: Asserted by an interface card when both its CONTROL and

FIAG flip-flops are set and its ICHID- signal is high. De-asserted when the CONTROL or FIAG flip-flop is cleared, or 2 cycles after the assertion of IAK- while ICHID- is

high.

IOGO-

FULL NAME: I/O Handshake Request Acknowledge (low true)

DRIVEN BY: Processor card

RECEIVED BY: All interface cards

FUNCTION: Asserted to signal that the processor card is ready

to receive a command or send or recieve an operand from an interface card. De-asserted when the transfer has been

completed.

TIMING: Pulled low when the data bus is available for transfers

and released as soon as the data has been clocked off the

backplane.

NOTE: For some types of I/O transfers, this signal will

participate in a double handshake. See paragraph 6.4.2.

Table 6-37. Backplane Signal Definitions (Continued)

IORQ-

FULL NAME: I/O Handshake Request (open collector, low true)

DRIVEN BY: All interface cards

RECEIVED BY: Processor card

FUNCTION: Asserted to signal that an interface requires processor

service, and de-asserted when being serviced.

TIMING: Asserted within 2 cycles after the rising edge of RNI-,

or, in slave mode (see paragraph 6.4.8) on the next rising edge of SCLK- after SCHID- goes high. De-asserted to signal that data will be valid on the second rising edge of SCLK-, or during an input, to signal that data has just

been latched. See paragraph 6.4.7.

NOTE: For some types of I/O transfers, this signal will

participate in a double handshake. See paragraph 6.4.7.

MCHID-

FULL NAME: Memory Chain In Disable (low true)

DRIVEN BY: The next higher priority card, to whom this signal is

MCHOD-.

RECEIVED BY: All interface cards

FUNCTION: Asserted to disable initiation of a memory cycle.

TIMING: MCHID- is asserted a maximum of one cycle after MRQ- goes

low. Released as soon as memory cycle of higher priority

device is complete.

Table 6-37. Backplane Signal Definitions (Continued)

M CHOD-

FULL NAME: Memory Chain Out Disable (low true)

DRIVEN BY: All interface cards and processor card.

RECEIVED BY: The next lower priority card, to whom this signal is

MCHID-.

FUNCTION: Asserted to disable all lower priority cards from

initiating a memory cycle.

TIMING: An interface card wanting a DMA cycle asserts MCHOD- at

the end of the short half cycle of SCLK-. MCHOD- is de-asserted at the end of the short half cycle, following the assertion of BUSY-. The processor card is the top of this priority chain. MCHOD- is tied high on the processor

card.

NOTE: All cards not using the memory priority chain must connect

MCHOD- to MCHID-.

MCHODOC-

FULL NAME: Memory Chain Out Disable Open Collector (open collector,

low true)

DRIVEN BY: All interface cards

RECEIVED BY: Head of priority chain on lower priority stack.

FUNCTION: Used as look-ahead for the memory priority chain. If any

interface card in the higher priority stack asserts MCHODOC-, all interface cards in the lower priority stack

will become disabled from initiating a memory cycle.

TIMING: An interface card wanting a DMA cycle asserts MCHODOC- at

the end of the short half cycle of SCLK-. MCHODOC- is released at the end of the short half cycle, following the

assertion of BUSY-.

NOTE: As far as the output of any given interface card is

concerned, MCHODOC- is logically identical to MCHOD-.

The pull-up resistor on this line is located on the 2 by 8 backplane. The two smaller backplane configurations are not large enough to require look-ahead in the memory priority chain, so this line is not terminated in these

smaller configurations.

Table 6-37. Backplane Signal Definitions (Continued)

MEMD IS-

FULL NAME: Memory Disable (low true)

DRIVEN BY: Processor card

RECEIVED BY: Memory card

FUNCTION: To disable memory during a boot access.

TIMING: Asserted with MEMGO-.

NOTE: MEMDIS- is not bussed up and down the backplane, instead,

it runs above the SLAVE- chain (see PS- signal).

MEMGO-

FULL NAME: Memory Cycle Initiation (open collector, low true)

DRIVEN BY: Processor and interface cards.

RECEIVED BY: Memory, processor, and interface cards.

FUNCTION: Pulled low to signal a memory request and released once

service begins.

TIMING: MEMGO- may be asserted by the card wishing to initiate a

memory cycle after the falling edge of SCLK- that follows the release of BUSY-. MEMGO- is released by the processor card after the assertion of BUSY-. MEMGO- is released by an interface card after being held low for one cycle of

SCLK-.

Table 6-37. Backplane Signal Definitions (Continued)

MLOST-

FULL NAME; Memory Lost (open collector, low true)

DRIVEN BY: Processor, memory, and battery back-up card

RECEIVED BY: Processor card

FUNCTION: MLOST- is asserted by the battery back-up card to indicate

that memory power was lost when system power last went down. Memory will then be cleared on the next power up. In a case where there is no back-up supply for the memory, MLOST- can be grounded. This may be accomplished by a switch setting on the processor card which grounds MLOST-, or by a switch setting on the memory card which shorts

+5V to +5M and grounds MLOST-.

TIMING: Asserted as soon as memory power fails. Released 10 msec

after the rising edge of PON+.

MP+

FULL NAME: Memory Protect (open collector, high true)

DRIVEN BY: Processor card

RECEIVED BY: All interface cards

FUNCTION: MP+ is asserted to indicate that the memory protect system

is on. When MP+ is high, all I/O interface cards are inhibited from recognizing I/O instructions. DMA is not

affected.

TIMING: MP+ is asserted after an STC 05 instruction. It is

released when IAK- is asserted, but re-asserted if an I/0 group instruction is in the trap cell. MP+ is always in the proper state before RNI- is asserted and does not

change until the next instruction fetch is initiated.

MRQ-

FULL NAME: Memory Request (open collector, low true)

DRIVEN BY: All interface cards

RECEIVED BY: Processor card

FUNCTION: Asserted to indicate that an interface card performing DMA

has requested a memory cycle. When MRQ- is low, the processor card is inhibited from requesting a memory

cycle.

TIMING: An interface card wanting a DMA cycle asserts MRQ- at the

start of the long half cycle of SCLK-. MRQ- is de-asserted on the falling edge of SCLK- after the

assertion of BUSY-.

PE-

FULL NAME: Parity Error (open collector, low true)

DRIVEN BY: Memory card.

RECEIVED BY: Processor and interface cards.

FUNCTION: Asserted if last memory read produced a parity error.

TIMING: PE- is asserted for one short half cycle after the release

of VALID-.

PFW-

FULL NAME: Power Fail Warning (open collector, low true)

DRIVEN BY: Power supply

RECEIVED BY: Processor card and battery back-up card

FUNCTION: Asserted to signal an AC line voltage failure.

TIMING: Asserted at least 5 msec before the fall of PON+.

Released before the rise of PON+.

NOTE: The pull-up resistor on this open collector line is

located on the processor card.

Table 6-37. Backplane Signal Definitions (Continued)

PON+

FULL NAME: Power On (open collector, high true)

DRIVEN BY: Power supply and processor.

RECEIVED BY: All cards in system.

FUNCTION: PON+ is asserted by the power supply shortly after all

power supply voltages are stable, to allow time for initialization on individual system cards. It is also pulsed low by a momentary switch located on the processor

card in order to reset the computer.

TIMING: Asserted 1 msec after all power supplies are stable.

De-asserted if any supply falls below a tolerable level.

Table 6-37. Backplane Signal Definitions (Continued)

PS-

FULL NAME: Parity Sense

DRIVEN BY: Processor card.

RECEIVED BY: Memory card.

FUNCTION: A high level on PS- causes memory to generate and detect

odd parity. A low on PS- causes memory to generate and

detect even parity.


TIMING: The level of PS- is selected by flag 5. An STF 5 selects

even parity and a CLF 5 selects odd parity.

NOTE: On power up, PS- is set for odd parity. Also note that

PS- is not bussed up and down the backplane. Instead, it is sent by the processor card only to the memory card

located above it. See figure below.



6-74

Table 6-37. Backplane Signal Definitions (Continued)

R CLK+

FULL NAME:

Refresh Clock

DRIVEN BY:

Processor card

RECEIVED BY:

Memory

FUNCTION:

RCLK+ is a fixed frequency clock, in synchronization with

SCLK-. RCLK+ is used by the refresh counter on the

memory card to determine how often to refresh.

T IMI NG:

RCLK+ is the complement of SCLK-, when SCLK- has a 227

nsec cycle.

NOTE

RCLK+ is not bussed up and down the backplane; instead, it is above the MCHOD priority chain.

REMEM-

FULL NAME:

Remote Memory (open collector, low true)

DRIVEN BY:

Interface cards

RECEIVED BY:

Memory

FUNCTION:

REMEM- is asserted to indicate that the simultaneous MEMGO- which occurs should initiate a memory cycle with

the remote memory. Any memory card in the system should

ignore MEMGO- if it occurs with REMEM-.

T IMI NG:

REMEM- is asserted and released with MEMGO-.

Table 6-37. Backplane Signal Definitions (Continued)

RNI-

FULL NAME: Read Next Instruction (low true)

DRIVEN BY: Processor card.

RECEIVED BY: All interface cards.

FUNCTION: RNI- is asserted to indicate that the current memory cycle

is a fetch and that an instruction will be on the data

bus.

TIMING: RNI- is asserted with the fetch address. It is released

after the start of the short half cycle of SCLK- after

VALID- is asserted.

NOTE: The instruction is to be latched on the trailing (rising)

edge of RNI-.

(SC0+) - (SC4+)

FULL NAME: Address Extension Bus 0 - 4

DRIVEN BY: Interface Cards

RECEIVED BY: XL Memory Controller

FUNCTION: The SC bus is used by I/O interfaces performing DMA to sel-

ect one of thirty-two DMA relocation (offset) registers

of the XL mapped extended memory controller.

TIMING: The Address Extension Bus is driven simultaneously with

ABO - AB14.

SC5

FULL NAME: Self Configure

DRIVEN BY: Interface Cards

RECEIVED BY: XL Memory Contgroller

FUNCTION: SC5+ is asserted to indicate that DMA self-configuration

is occurring. The XL memory controller disables the DMA re-

location registers during DMA self-configuration.

TIMING: SC5+ is driven simultaneously with ABO - AB14.

Table 6-37. Backplane Signal Definitions (Continued)

S CH ID-

FULL NAME: Slave Chain In Disable (low true)

DRIVEN BY: The next higher priority card, to whom this signal is

S CHOD-.

RECEIVED BY: All interface cards

FUNCTION: See SCHOD-

TIMING: See SCHOD-

S CHOD-

FULL NAME: Slave Chain Out Disable (low true)

DRIVEN BY: All interface cards

RECEIVED BY: The next lower priority card, to whom this signal is

SCHID-.

FUNCTION: SCHOD- is asserted to disable lower priority cards from

entering slave mode. SCHOD- is part of the SCHID-/SCHODpriority chain, used to settle conflicts for slave mode

processing (see paragraph 6.4.8).

TIMING: SCHOD- is asserted with SLAVE-, or if a higher priority

card pulls on SCHID-, and is held as long thereafter as it takes the daisy chain to ripple down. Likewise, SCHOD- is

released with SLAVE- or SCHID-.

NOTE: The top of the priority chain is the processor card.

Whenever SLAVE- is asserted, and the processor card has completed executing the current instruction, SCHOD- goes

high for one cycle of SCLK-.

There must be exactly one non-inverting Schottky gate on

each card between SCHID- and SCHOD-. Example:




Table 6-37. Backplane Signal Definitions (Continued)

S CLK-

FULL NAME: Slow clock

DRIVEN BY: Processor card

RECEIVED BY: All system cards

FUNCTION: SCLK- is used to synchronize many diverse system signal

interactions.

TIMING: SCLK- is a derivative of FCLK. It is generated with a

divide-by-5 circuit which produces a signal with a minimum

of a 227.1 nsec period and a 40-percent duty cycle.


NOTE 1: In all timing descriptions, the term "short half-cycle"

refers to the time (2/5 period) when SCLK- is high. The "long half-cycle" refers to the 3/5 period when SCLK- is

low.

So as to minimize clock skew, all cards $% \left(\frac{1}{2}\right) =\frac{1}{2}\left(\frac{1}$

receive SCLK- into an S240.



NOTE 2: Although SCLK- typically has a 227.1 nsec period, it slows

to 454.2 nsec during the assertion of IOGO- on the backplane, in order to permit the processor to handshake with

the interface cards.

Table 6-37. Backplane Signal Definitions (Continued)

SLAVE-

FULL NAME: Slave Request (open collector, low true)

DRIVEN BY: Interface cards

RECEIVED BY: Processor card

FUNCTION: SLAVE- is asserted to request the processor to enter slave

mode, i.e., to force the processor to enter an I/O

hands hake.

TIMING: SLAVE- is held asserted until the start of the long half

cycle of SCLK- following the release of SCHID-.

SPRQ-

FULL NAME: Special Interrupt

DRIVEN BY: 64kByte RAM/ROM/STACK card for HP 1000 A-Series Automation

Processor.

RECEIVED BY: Processor card

FUNCTION: SPRQ- is asserted in order to request an interrupt. This

interrupt has higher priority than I/O interrupts or power fail interrupt. Its priority is only exceeded by parity

error and unimplemented instruction trap interrupts.

Table 6-37. Backplane Signal Definitions (Continued)

VALID-

FULL NAME: Data Valid (Tri-state, low true)

DRIVEN BY: Processor and memory cards

RECEIVED BY: Processor and interface cards

FUNCTION: VALID- is asserted to signal that the data on the data bus

is about to become valid during a memory read cycle.

TIMING: On a read cycle, the memory will assert VALID- after the

rising edge of SCLK- that precedes the appearance of valid data on the backplane by one cycle. VALID- will be held low for one cycle and then released on the rising edge of SCLK- right after data becomes valid. The processor card asserts VALID- during a boot ROM read for one cycle synchronized to the start of the short half

cycle. VALID- is also asserted during write.

WE-

FULL NAME: Write Enable (Tri-state, low true)

DRIVEN BY: Any card accessing memory

RECEIVED BY: Memory card

FUNCTION: WE- is asserted to signal a memory write, and held high to

signal a memory read.

TIMING: WE- is asserted and released with (ABO+)-(AB14+).

6.7 PARTS LOCATIONS

Parts locations for the backplanes are shown in figures 6-3 through 6-5.

6.8 PARTS LIST

The parts list for the backplanes is shown in table 6-38. Refer to table 6-39 for the names and addresses of manufacturers of the parts.

Table 6-38. Backplane Parts List

Reference Designation	HP Part Number	CD	Qty	Description	Mfr Code	Mfr Part Number
CR1 CR2 CR3 R ₁ R ₂	02145-60001 1902-0939 1902-0941 1902-0941 0698-3444 0698-3441 1251-4573 1251-5660 1251-5670	1 9 3 3 1 8 4 0 4	1 1 2 1 1 1 3 2 2 1 1	16-SLOT BACKPLANE DIODE-INR SV PDBSW TC=+.06% IR=300UA DIODE-INR 12V PDBSW TC=+.084% IR=2UA DIODE-ZNR 12V PDBSW TC=+.084% IR=2UA RESISTOR 316 1% .125% F TC=0+-100 RESISTOR 215 1% .125% F TC=0+-100 CONNECTOR=PC EDGE 25-CONT/ROW 2-RDWS CONNECTOR 10-FIN F POST TYPE CONNECTOR 4-PIN F POST TYPE	28480 11961 11961 11961 24546 24546 28480 28480 28480	02145-00001 1N5908 1.58E15A 1.58E15A C4-1/8-T0-310M-F C4-1/8-T0-215R-F 1251-4573 1251-5608 1251-5670
CR1 CR2 CR3	12030-60002 1902-0941 1902-0939 1902-0941 1251-4573 1251-5680 1251-5670	5 3 9 3 4 0 4	20 2 1	C.C. BACKPLANE DIODE-INR 12V PDBSW TCB+.084% IRB2UA DIODE-INR 5V PDBSW TCB+.08% IRB300UA DIODE-INR 12V PDBSW TCB+.084% IRB2UA CONNECTOR-PC EDGE 2S-CONT/ROW 2-ROWS CONNECTOR 10-PIN F POST TYPE CONNECTOR 4-PIN F POST TYPE	28480 11961 11961 11961 28480 28480 28480	12030-60002 1.58E15A 1.5908 1.58E15A 1251-4573 1251-5668 1251-5670
CR1 CR2 CR3 J3	12032-60001 1902-0941 1902-0939 1902-0941 0360-1970 1251-4573	94	1 2 1	C.C. BACKPLANE DIODE-ZNR 12V PD=5W TC=+.084% IR=2UA DIODE-ZNR 5V PD=5W TC=+.084% IR=300UA DIODE-ZNR 12V PD=5W TC=+.084% IR=2UA BARRIER BLOCK R-TERM PC BOARD NYL CONNECTOR-PC EDGE 25-CUNT/ROW 2-ROWS	28480 11961 11961 11961 89020 28480	12032-60001 1.58E15A 1N5008 1.58E15A 888408 1251-4573

Table 6-39. Manufacturer's Code List

The following code numbers are from the Federal Supply Code for Manufacturers Cataloging Handbooks H4-1 and H4-2, and their supplements.

Cataloging Handbooks H4-1 and H4-2, and their supplements.							
CODE NO.	MANUFACTURER ADDRESS	CODE NO.	MANUFACTURER ADDRESS				
C0633	Aktiebolaget Rifa Bromma, SE	17856	Siliconix Inc Santa Clara, CA 95054				
H9027	Schurter A G H Luzern, SW	18324	Signetics Corp Sunnyvale, CA 94086				
0003J	Nippon Electric Co.	24546	Corning Glass Works (Bradford) Bradford, PA 16701				
00853	Sangamo Elec. Co. South Carolina Div	27014	National Semiconductor CorpSanta Clara, CA 95051				
01121	Allen-Bradley Co Milwaukee, WI 53204	27777	Varo Semiconductor Inc Gardland, TX 75040				
01295	Texas Instr Inc. Semiconductor CMPNT Div Dallas, TX 75222	28480	Hewlett-Packard Co. Corporate Hq				
0192B	RCA Corp Solid State Div Sommerville, NJ 08876	32293	Intersil Inc Cupertino, CA 95014				
02111	Spectrol Electronics Corp City Of Ind, CA 91745	34344	Motorola Inc Franklin Park, IL 60131				
03508	GE Co. Semiconductor Prod. DeptSyracuse, NY 13201	50364	Monolithic Memories Inc Sunnyvale, CA 94086 Sprague Electric Co North Adams, MA 01247				
04713	Motorola Semiconductor Products	75042	TRW Inc. Philadelphia Div				
07263	Fairchild Semiconductor Div Mt. View, CA 94042	89020	Amerace Corp Control Prod. Div				
11236	CTS Of Berne Inc Berne, IN 46711	91506	Augat Inc Attleboro, MA 02703				
11961	Semicon Inc Burlington, MA 01803						
13606	Sprague Elect Co. Semiconductor Div Concord, NH 03301						

+		+			-+
1		ı			1
1	POINT-OF-LOAD REGULATOR	İ	SECTION	VII	i
1		1			-
+		+			-+

7.1 INTRODUCTION

The point-of-load regulator (part no. 02145-60002) in the HP 1000 L-Series computer system provides dc voltages for the HP 7902A Flexible Disc Drive. The input to the point-of-load regulator is a 25-kHz output voltage of the system power supply.

7.2 SPECIFICATIONS

REGULATION:

+5V +/-5%

+12 V +/-5%

-12 V + /-6%

OUTPUT CURRENT (MAX.):

+5V 4 Amps

+12 V 3 Amps

-12 V 3 Amps

OVER VOLTAGE PROTECTION: +20%

OVER CURRENT PROTECTION: 5 Amps

7.3 THEORY OF OPERATION

A general discussion of typical circuits that can be used to develop dc voltages from the system power supply's 25-kHz voltage is given in Appendix B of this document.

The schematic diagram of the point-of-load regulator is located at the rear of this section. Transformer Tl receives the 25-kHz voltage from the system power supply and provides three outputs which are rectified and applied to three voltage regulators. The +12-Vdc regulator, U2, does not have a reference input and requires a +15-Vdc input in order to provide a regulated output of +12 Vdc. High-speed zener diode CRll clamps the output of U2 at +12 Vdc. The circuitry for the +5-Vdc regulated output is essentially the same as that for the +12-Vdc output. (Note that the input to U1 must be +8 Vdc.) Voltage regulator U3, however, does have a reference input and the reference voltage is provided via the divider consisting of resistors Rl and R2. Normally, the voltage supplied by Tl to U3 is -15 Vdc. Zener diode CR9 clamps the output of U3 at -12 Vdc.

7.4 PARTS LOCATIONS

Parts locations for the point-of-load regulator are shown in figure 7-1.

7.5 PARTS LIST

The parts list for the point-of-load regulator is given in table 7-1. Refer to table 6-39 for the names and addresses of manufacturers of the parts.





Figure 7-1. Point-of-Load Regulator Parts Locations

Table 7-1. Point-of-Load Regulator Parts List

		Te	/-1•	Point-of-Load Regulator Pa	,	.SC
Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	02145=60002	2	1	PNT OF LOAD REGISTER	28480	02145-60002
C1 C2 C3 C4 C5	0180-2706 0160-4835 0180-2726 0160-4835 0160-4835	7377	3	CAPACITOR=FXD 3100UF+75=10% 16VDC AL CAPACITOR=FXD a1UF +=10% 50VDC CER CAPACITOR=FXD 800UF+75=10% 40VDC AL CAPACITOR=FXD a1UF +=10% 50VDC CER CAPACITOR=FXD a1UF +=10% 50VDC CER	00853 26480 00853 26480 26480	300JJ312U01@8 0160=4835 300HJ801U040B 0160=4835 0160=4835
C6 C7	0180-2726 0160-4844	3 8	1	CAPACITOR=FXD 800UF+TS=10% 40VDC AL CAPACITOR=FXD 1UF +80=Z0% 50VDC CER	00853 28480	300HJ801U040B 0160-4844
CRI CR2 CR3 CR4 CR5	1901-1086 1901-1086 1901-1086 1901-1086 1901-1086	77777	•	DIODE-PWR RECT SOV SA 200NB DIODE-PWR RECT SOV SA 200NB DIODE-PWR RECT SOV SA 200NB DIODE-PWR RECT SOV SA 200NB DIODE-PWR RECT SOV SA 200NS	04713 04713 04713 04713 04713	MR820 MR820 MR820 MR820 MR820
CR6 CR7 CR8 CR9 CR10	1901-1086 1901-1086 1901-1086 1902-0941 1902-0939	77739	2	DIODE-PWR RECT SOV SA 200NS DIODE-PWR RECT SOV SA 200NS DIODE-PWR RECT SOV SA 200NS DIODE-ZNR 12V PD=SM TC=+,084% IR=2UA DIODE-ZNR 35V PD=SM TC=+,08% IR=300UA	04713 04713 04713 11961 11961	MR820 MR820 MR820 1.58615A 1.5908
CREI	1902-0941	3		DIODE-ZNR 12V PD=5W TC=+.084% IR=2UA	11961	1,586154
Jş	1251-3819	•	1	CONNECTOR 6-PIN M UTILITY	28480	1251-3819
R1 R2	0698-0084 0757-0442	•	1	REBISTOR 2.15K 1% .125W F TC=0+=100 REBISTOR 10K 1% .125W F TC=0+=100	24546	C4=1/8=T0=2151=F C4=1/8=T0=1002=F
71	9100-2626	3	1	TRANSFORMER INVERTER: PRI: 14 TURNS	28480	9100-2626
U1 U2 U3	1813-0100 1813-0093 1813-0127	7 7 8	1 1 1	IC V RGLTR TO=3 IC V RGLTR TO=3	07263 07263 28480	UA78H05KC UA78H12KC 1813-0127
				`		
!						
				·		
İ						



+		+-		+
1		1		1
i	EX T ENDED MEMORY	1	SECTION	VIII
1		1		1
L				

8.1 INTRODUCTION

The Expanded Memory hardware, or XL memory, for the 1000 L-Series Computers and Computer Systems consists of three circuit cards, the 12002A, the 12003A, and the 12002B. The 12002A contains the XL memory controller and a 128 Kbyte RAM array. The 12003A is an array board containing a 128 Kbyte RAM array which is controlled by the signals from the 12002A over the frontplane connector. Up to three 12003A cards may be used with the 12002A in order to provide up to 512 Kbytes of main memory in 128 Kbyte increments.

The 12002B is the XL memory controller with a 512 Kbyte RAM array. This high memory density on a card is achieved with the use of 64K RAM chips. The circuit cards are shown in figure 8-1. The 12002A and 12002B are identical in appearance except for jumper placement.

8.2 OVERVIEW

8.2.1 SYSTEM ENVIRONMENT

The system environment of the HP 1000 L-Series Computer system is shown in Section II, figure 2-2. The Extended Memory controller (12002A or 12002B) is subject to the same slot restrictions as the 64 Kbyte 12004A memory card:

- a. The XL memory controller card must be located in the next higher priority slot above the processor card.
- b. No I/O cards may be located above the XL memory controller.

Thus, the memory and processor occupy the highest priority slots in the backplane. These slots do not, however, need to be the highest slots in the backplane. Any slots can be used by the processor and memory as long as no I/O cards are located above the memory card(s). (See Section VI, figure 6-3 for slot priorities.)




Figure 8-1A. 12002A Memory Card




Figure 8-1B. 12003A Memory Card

The XL array cards (12003A) must occupy the backplane slots directly above the XL controller. If multiple array cards are used, they must occupy consecutive slots above the XL controller. When array cards are used, they must be connected to the XL memory controller by a frontplane connector. No modifications are needed to any of the array cards to select their relative position above the XL controller. All array cards operate in any position above the controller.

There are three frontplane connectors available. The 12028A is a two-connector frontplane used with 256 Kbytes of memory (one 12002A and one 12003A). The 12028B is a three-connector frontplane used with 384 Kbytes of memory (one 12002A and two 12003As). The 12028C is a four-connector frontplane used with 512K bytes of memory (one 12002A and three 12003As). The physical limitation of the frontplane connectors require that the XL memory controller and the XL memory array boards be located on the same side of the backplane when a side-by-side backplane, such as in the 2103L box, is used.

8.2.2 BASIC MEMORY OPERATION

The memory in the L-Series is always operating in one of four modes at any time; write cycle, read cycle, refresh cycle, or standby mode.

All memory accesses are either read cycles or write cycles and are initiated by an external device. When the backplane signal MEMGO— is asserted at the rising edge of SCLK—, the memory will initiate a memory access. For all accesses the XL controller card asserts BUSY— on the backplane to prevent other devices from requesting memory access. The controller also asserts VALID— on the backplane for one state at the completion of the access for all read cycles and write cycles. The rising edges of VALID— and BUSY— tell the cards in the system that the memory access has completed.

A read cycle is initiated when the backplane signal MEMGO- is asserted and the signal write enable (WE-) is not asserted at the rising edge of SCLK-. When BUSY- is asserted, the address bus is latched from the backplane and the memory controller starts a memory read cycle. The actual physical memory location accessed is determined by the latched backplane address, the latched extended address bus (SCO-SC4), the contents of the controller's map RAMs, and whether the access was initiated by the processor or by an I/O card.

At the end of the read cycle, the addressed memory card drives the backplane data bus with the requested data. The data is valid on the backplane at the rising edge of VALID—. If a parity error has occurred the controller card will also drive the PE— line on the backplane.

A write cycle is initiated when the backplane signals MEMGO- and Write Enable (WE-) are both asserted at the rising edge of SCLK-. When these conditions are met, the controller will initiate a memory write cycle. BUSY- is asserted, and the controller latches the address and data buses and proceeds to write the data to the correct memory location. The actual physical memory location to be accessed is determined in precisely the same manner as for a

read cycle, described above. VALID— is asserted on the backplane at the completion of the write cycle.

Refresh cycles are always initiated by the memory controller. All cards in the memory system perform a refresh at the same time. The controller card resolves all conflicts between memory accesses and refresh cycles and properly sequences the refreshing of all memory cards.

The memory can perform only one of the above operations at a time. When the memory is not being accessed or refreshed it is in the standby mode.

8.2.3 BASIC MAP CONTROL OPERATIONS

The XL memory is a mapped memory system. The XL controller has the capability of extending the 15-bit backplane address into an 18-bit physical address which can access up to 256K words of main memory.

The XL controller has two basic operating modes for processor memory accesses which are physical mode (unmapped) and logical mode (mapped). When the controller is in physical mode it allows the processor to access only the lowest 32K words in main memory. The exact address accessed is determined by the backplane address bus.

When the controller is in logical mode it allows the processor to access 32K words in memory, but the location of the 32K words in main memory is determined by the backplane address and the contents of the map RAMs.

The controller card contains the logic to recognize instructions which control the operating mode for processor accesses.

I/O accesses typically occur to main memory relative to a Relocation Register. The I/O card selects a specific Relocation Register to use for the IMA transfer. The contents of the Relocation Register have been previously loaded for use by the I/O card. This Relocation Register points to a position in main memory. From this position the I/O card then has access to the next higher 32K word contiguous block of memory. The exact address accessed is determined by the result of the addition of the backplane address to the contents of the selected Relocation Register.

I/O accesses will not occur relative to a Relocation Register under two conditions. If the I/O card asserts the Self Configure line (SC5) on the backplane the I/O transfer will occur to physical memory. If the I/O card drives the extended address bus (SCO-SC4) all low during an access, the transfer will occur to physical memory. In both cases the exact location in physical memory is determined directly by the backplane address bus.

The controller card provides the mechanism to write to the map RAMs located on the controller card. The map RAMs contain the 32 processor maps and the 32 Relocation Registers.

Section 8.3.4 contains a detailed description of the mapping operations on the XL controller.

8.2.4 POWER REQUIREMENTS

The XL memory hardware operates on +5V and +5M voltages only. The worst case power requirements for each card are listed below. The standby power requirements are valid during battery backup operation. The operating power requirements are for full bandwidth memory accessing.

		CURRE	VT	POWI	ER
		Operating	Standby	Operating	Standby
1 2002A	+5V	2.43A	0.00	12.4W	0.0
	+5M	0.63A	0.42A	3.2W	2.1W
1 2002в	+ 5V	2.43A	0.00	12.4W	0.0
	+5M	1.00A	0.62A	5.1W	3.2W
1 2003A	+ 5V	0.91A	0.00	4.6W	0.0
	+5M	0.46A	0.26A	2.3W	1.3W

8.2.5 POWER SUPPLY CONFIGURATION

The XL memory hardware operates with the power supply and battery backup options to provide the necessary memory voltages to the memory and processor cards. A slide switch, located near the back of the XL controller card, is used to select between NORMal operation and BATtery backup operation.

With the slide switch set to NORMal, the switch connects the +5V voltage trace directly to the +5M voltage trace. This allows operation with no battery backup card in the system. The switch also grounds the MLOST- line on the backplane which signals the processor that memory is not retained during a loss of power.

With the slide switch set to BATtery backup, the memory voltage +5M is separated from the main voltage +5V, and MLOST- is not grounded. In this configuration it is assumed that the battery backup card is installed in the backplane to provide the +5M voltage to the system backplane. During normal operation with the battery backup card in the backplane, the connection between the memory voltages is made on the battery backup card. Section V of this document contains more information about the battery backup card.

The following is a table of battery backup hold time vs. the XL memory configuration. All times are calculated for the the 12013A battery backup card under worst case conditions over temperature.

BACKUP TIME VERSUS CONFIGURATION

CONFIGUE	RATION	BACKUP TIME
1 2002A	128K bytes	1 hr 56 min
12002A 12003A (1)	256K bytes	1 hr 23 min
12002A 12002A (2)	384K bytes	1 hr 4 min
12002A 12003A (3)	512K bytes	53 min
1 2002B	512K bytes	1 hr 29 min

8.2.6 PARITY

The XL memory contains the logic and memory to generate and store a parity check bit during each write cycle at all memory locations and to check for correct parity on each read from memory. The parity circuit, located on the XL controller, monitors the backplane data bus directly without any buffering to ensure correct backplane data parity.

On a write cycle the parity check bit is generated when the backplane data bus is driven by the card accessing memory. The parity bit is then latched and written into memory at the same time the data is written into memory. The controller card also passes the parity bit up the frontplane for an array card to store if the access is to memory on an array card. All memory locations contain a 17th RAM to store the parity bit.

The sense of the parity bit stored in the parity RAM is determined by the PS-line on the backplane. Normally the PS-line on the backplane is deasserted (high) indicating odd parity. When the PS-line is asserted (low) even parity will be stored in the parity RAM.

On a read cycle the parity RAM is accessed along with the row of data RAMs. The parity bit is checked against the parity of the valid backplane data. If the access is from an array card, the parity check bit is available on the frontplane for the controller to use in checking the backplane data parity.

If the parity is in error, the controller card will assert PE- on the backplane for one short half cycle of SCLK-. The memory card will complete the memory cycle and continue to perform memory accesses. It is the responsibility of the card performing the memory read to take appropriate action on a parity error.

Each memory card has a green parity LED. This LED is lit to indicate good parity. If a parity error is encountered, the parity LED on the card generating the bad parity will turn off and stay off until reset.

The parity LED on every XL memory card is reset (turned on) by performing a system power-on (when PON+ is low) or under program control by the execution of a CLC 0 instruction.

8.3 FUNCTIONAL THEORY OF OPERATION

A block diagram of the XL memory controller is shown in figure 8-2. The following section describes the operation of the XL memory system.

8.3.1 BACKPLANE INTERFACE

The XL memory interacts with all the other cards in the computer system through the backplane connectors. This backplane interface contains five groups of signals:

- clocks
- address and data buses
- handshake lines
- control lines
- status lines

CLOCKS (FCLK-, SCLK-, RCLK+)

The FCLK- and SCLK- clock lines are used to synchronize and sequence all memory operations. RCLK+ is used to drive the primary refresh counter which determines when a refresh cycle is required.

ADDRESS and DATA BUSES (A0-A14, SC0-SC4, D0-D

The address bus, extended address bus, and data bus are latched off the backplane on every memory access. The data bus is driven by the selected memory card on a read cycle.




Figure 8-2. Block Diagram of the XL Memory Controller

HANDSHAKE LINES (MEMGO-, BUSY-, VALID-, MEMDIS

The main backplane memory handshake signals are MEMGO-, BUSY-, and VALID-. MEMGO- is asserted by the processor card or the I/O cards to request a memory access. The XL controller asserts BUSY- to acknowledge the receipt of MEMGO- and to prevent other devices from requesting memory accesses until the current memory access is complete. No card can assert MEMGO- while BUSY- is asserted. At the end of every memory access the controller will assert VALID- to indicate that the requested data is available on the backplane (for memory reads), or that the data has been written to memory (for memory writes). See figure 8-3 for timing details of these signals.




Figure 8-3. Timing of Handshake Signals

The main memory can be inhibited from responding to a memory request by the assertion of either MEMDIS- or REMEM- during the assertion of MEMGO-. MEMDIS- is used by the processor card when it is accessing virtual control panel code or self-test code directly from the ROM on the processor card. During these accesses, the processor card will assert the memory handshake lines BUSY- and VALID- because the controller card is not performing the memory access. REMEM- is asserted by I/O cards when accessing remote memory. Figure 8-3 shows the timing of the inhibit signals.

CONTROL LINES (MRQ-, RNI-, IAK-, COTRN-, CRS

These five lines control operations on the XL controller card. MRQ- and COTRN- are used by the controller to distinguish between processor accesses and I/O accesses. MRQ- is asserted by all I/O cards when requesting memory access. When MRQ- is asserted with MEMGO-, the controller card will use the Relocation Register selected by the I/O card in performing the memory access. If MRQ- is not asserted with MEMGO-, the controller card will use the processor maps in performing the access. COTRN- can be used to invert the effect MRQ- has in determining the type of access to perform. When COTRN- is asserted with MRQ- the controller will perform the access as if it were a processor access. When COTRN- is asserted without MRQ- the controller will process the access as if it were an I/O access.

RNI— is asserted by the processor card to signify that the current memory access is the fetch of an instruction. This line is used on the controller to aid in recognizing the mapping control instructions used by the controller.

IAK- is asserted by the processor to acknowledge an interrupt. This signal has the effect of resetting the controller's mapping state machines to an unmapped, physical state. This allows the processor to execute the interrupt service routine program which resides in physical memory. CRS-, control reset, is driven by the processor to hard reset the I/O system. This line also has the effect of resetting the controller's mapping state machines to an unmapped, physical state.

STATUS LINES (PS-, MP+, PON+, PE-, MLOST-)

These five lines are backplane status lines. PS- indicates the current sense of the parity system. When PS- is deasserted (high), the controller will generate and store odd parity. When asserted (low), the controller will generate and store even parity.

MP+ is asserted by the processor to indicate that the memory protect fence within the processor card is enabled. This line, when enabled, is used by the controller to prevent a cross store instruction from writing data into main memory or into the controllers map RAMS. This prevents a user's mapped program from destroying system memory or the system maps.

PON+ is driven high by the power supply when the backplane voltages are within specification. This line is used as a clear line on the memory controller. When deasserted, this line causes a hard clear of all the non-refresh logic on the controller, and allows only refresh cycles to occur on the memory cards. No memory requests will be serviced while the PON+ line is low.

PE- is the parity error line on the backplane. The memory controller asserts this line if a parity error is detected during a read cycle. See section 8.2.6 for more details.

MLOST- is an open collector line driven low by the controller card, the processor card, or the battery backup card when the system is not configured to sustain battery backup voltages on a power outage. This line indicates to the processor on a power-up whether the memory voltages have been sustained, thereby preserving the contents of main memory. When the BATtery backup/NORMal switch on the controller card is set to NORMal, the MLOST- line is asserted (grounded) to indicate that memory will be lost if power is interrupted. When the battery switch is set to BATtery backup, the state of the MLOST- line is determined by the processor and battery backup cards.

8.3.2 MEMORY TIMING AND CONTROL LOGIC

The memory timing and control logic provides the interface between the backplane signals and the main memory dyncamic RAM chips. This logic generates the signals required to 1) control the access and refresh of the dynamic RAMs, 2) supply the correct backplane handshake signals, and 3) provide the frontplane control signals.

In a typical memory access the first function of the controller after receiving MEMGO— is to assert BUSY— on the backplane to prevent other devices from requesting memory cycles. One FCLK period later, the control logic latches the backplane address bus, extended address bus, and the data bus into S/LS373 transparent latches. The parity generator circuitry, composed primarily of two S280s, uses the backplane data bus to generate a parity check bit. This check bit is also clocked into a flip—flop at the same time and then routed to the parity RAMs for storage.

The control circuitry presents the lower bits of the address to all the RAMs in the memory system. A small delay is then required for the mapping logic to generate the upper bits of the physical address. The control logic decodes the upper address bits to determine which one row of RAMs on which memory card will be accessed. This selected row then receives a row address strobe (RAS) signal and a column address strobe (CAS) signal. On a write cycle the latched data bus is presented to the RAMs and the RAM write line is asserted. The data is then written into the addressed memory location. On a read cycle the RAM write line is not asserted and the data stored in the addressed RAMs is read.

The control circuitry enables the backplane data bus drivers on memory read cycles, and the requested data is then driven on the system backplane. The parity circuitry checks the parity of the data against the stored parity bit. On a miscompare, the PE-line will be asserted signaling a parity error, and the parity LED circuit will set and turn off the LED.

VALID- is asserted on the backplane on all memory accesses to signal the end of the cycle. BUSY- and VALID- are then both deasserted enabling further memory accesses.

The control logic also manages the sequencing of refresh signals to the RAMs. When refresh cycles and memory cycles coincide, this logic arbitrates the

cycles allowing one to complete before starting the other. During a refresh cycle the correct row refresh address is presented to the RAMs and a "RAS only" cycle is initiated.

8.3.3 MEMORY REFRESH LOGIC

The main memory on the XL controller and XL array boards use dynamic Random Access Memory chips. These dynamic RAMs require periodic refreshing to ensure data retention. The XL controller arbitrates conflicts between refresh cycles and memory access cycles and initiates the refreshing of all memory in the system.

The controller card contains the primary refresh counter which is used to count RCLK cycles on the backplane. When 68 RCLK cycles have occurred, the counter indicates to the control logic that a refresh cycle is needed. This allows all memory to be refreshed within the required period.

During a refresh cycle, the control logic on each card presents a refresh address to the RAMs and a "RAS only" cycle occurs. This cycle refreshes one row of memory within the RAM chips. At the completion of the cycle, the refresh address counter is incremented by one to prepare for the next refresh cycle. All 128 rows (or 256 rows on the 12002B) of the RAM are guaranteed to be refreshed in a period of 2 milliseconds (or 4 milliseconds on the 12002B).

Memory accesses can occur asynchronously with respect to refresh cycles. An uninhibited refresh cycle requires 2 SCLK periods to complete. When a refresh cycle is required at the same time a memory access is requested, the refresh cycle occurs first immediately followed by the memory cycle. Logic on the controller card latches the necessary backplane information needed to do the memory access, and starts the backplane handshake signals. The actual access occurs after the refresh cycle completes. From the backplane this memory cycle appears to take 5 SCLK periods; two for the refresh and three for the memory access.

When a memory cycle is requested during the second half of a refresh cycle, the necessary backplane information is latched and the memory cycle is started when the refresh cycle completes. This memory cycle takes 4 SCLK cycles to complete.

When a refresh cycle is requested during a memory cycle, the refresh cycle is postponed until the third cycle of the memory access. The first cycle of the refresh is overlayed on the third cycle of the memory access to reduce the potential interference between memory cycles and refresh cycles. This allows an effective one-cycle refresh cycle during heavy memory accessing. A memory cycle is not lengthened when a refresh is requested during a memory cycle, and requires its normal 3 SCLK cycles to complete.

8.3.4 MEMORY MAPPING OPERATION

The mapping circuitry on the XL memory controller contains the logic necessary to extend the address range of the L-Series computer from 32K words (available on the 12004A) to 256K words. To achieve this addressing capability requires an address bus width of 18 bits. To generate an 18-bit address, the XL controller performs an address mapping. The 18-bit memory address is only available on the frontplane connector of the XL memory cards and not on the computer backplane.

The controller card logic contains the map RAMs used in extending the addressing range of the system. There are 32 map locations (processor maps) used when the processor is accessing memory, and 32 map locations (Relocation Registers) used when the I/O cards are accessing memory. These map RAMs are 'memory mapped' in the computers address space. Memory locations 100-137 address the 32 processor maps, and locatons 140-177 address the 32 I/O Relocation Registers. The map RAMs contain a copy of the lower 8 bits of memory locations 100-177. When a write is performed to main memory at locations 100-177 a copy of the data is also stored into the map RAMs. This data is then used in generating the 18-bit address used in the XL memory.

The XL controller has four separate methods of generating an 18-bit address: two methods for processor memory accesses, and two methods for I/O accesses. The controller logic senses the state of MRQ- on the backplane to determine whether the access is initiated by the processor card or by an I/O card.

All processor accesses, although identical on the backplane, occur when the XL controller is operating in one of two modes: physical (unmapped) or logical (mapped). The mode used for processor accesses is controlled by logic on the controller card. This logic recognizes and executes backplane instructions which instruct the control logic when to operate in physical or logical mode. All processor memory accesses while the controller is in physical memory only. Processor memory accesses while the controller is in logical memory only. Processor to access 32K words of memory. The location of this logical memory in physical memory is determined by the contents of the map RAMs on the controller card.

When the controller is operating in physical mode the 18-bit address is obtained by appending three "O" bits to the front of the 15-bit backplane address. This allows access to the lowest 32K words in main memory.

When the controller is operating in the logical mode the controller's map RAMs help determine the 18-bit address. Main memory locations 100-137 are reserved for the processor maps. The map RAMs on the controller contain a copy of the lower 8 bits of these 32 locations. Each of the 32 map locations corresponds to a 1K word block in logical memory.

The map at location 100 corresponds to the first lK of logical program memory. The map location at 137 corresponds to the last lK of logical program memory. The physical memory which responds to a logical address is determined by the contents of the corresponding map location. The map at location 100 points to the lK page of physical memory that will respond to logical addresses in the range 00000-01777, or the first lK page of logical program memory. The map at location 101 points to the lK page of physical memory that will respond to the logical address in the range 02000-03777, or the second page of logical program memory, etc.

The 18-bit address is generated by mapping the 5 most significant bits of the backplane address (AlO-Al4) into the controller's map RAMs. These address bits select one location of the map RAMs which produces an 8-bit output. These 8 bits determine which page in the entire memory will respond to that page of logical address. The 8 bits from the map RAMs are appended to the low 10 bits of the backplane address (AO-A9) to produce the required 18-bits. Figure 8-4 shows how this address is generated.




Figure 8-4. Methods Of Address Generation

The controller card contains three state machines which determine the mode of operation, and therefore, which method to use for generating an 18-bit address for processor accesses. Logic on the controller card recognizes instructions to control these state machines. There are six mapping control instructions that are recognized by the XL controller logic in order to determine the state of mapping for processor accesses. They are:

- 1- STC 11 enable logical mode after the completion of the next JMP instruction
- 2- CLC 11 enable physical mode after the completion of the next JMP instruction
- 3- CLC 13 immediately invoke an override of logical mode and force operation in physical mode
- 4-STC 13 immediately suspend the override of logical mode and resume operation in the mode defined by 1 and 2 above
- 5- XST temporarily toggle the state of mapping to perform a cross store instruction (XST 104413)
- 6- XLD temporarily toggle the state of mapping to perform a cross load instruction (XLD 104213)

In addition to the above mapping control instructions, the state of mapping is also affected by the backplane signals PON+, IAK-, and CRS-. When IAK- or CRS- are asserted or when PON+ is deasserted the state machines are immediately reset to an unmapped, physical state.

The cross load and cross store instructions are interpreted by the processor to be double load and double store instructions (DLD, DST). A memory controller state machine determines when to toggle the state of mapping to allow the load or store to occur in the alternate state. Only the A-register is cross loaded or cross stored before the state of mapping is returned to its original state. No indirect addresses are allowed in the DEF for these two instructions unless the indirect is through either the A or B register which then contains a direct address.

 $\rm I/O$ accesses to memory occur through two mechanisms on the XL controller. The access is either to physical memory, which accesses the lowest 32K words of main memory only, or the access is to main memory relative to an offset or Relocation Register.

The L-Series I/O cards have the capability of driving the backplane extended address bus (SCO-SC4). This bus is actively driven by an I/O card during all I/O accesses to main memory.

I/O accesses to physical memory occur when either the Self Configure bit

(SC5-) is asserted or when an I/O card drives the extended address bus all low during an access. The exact location in physical memory is then determined directly by the backplane address bus. The 18-bit address is obtained by appending three 'O' bits to the front of the backplane address as is done for processor accesses to physical memory. This allows access to the lowest 32K words of memory.

Accesses to memory relative to a Relocation Register occur when neither of the above two conditions are met. To generate an 18-bit address, the XL controller uses the extended address bus (SCO-SC4) to determine which Relocation Register to use for the I/O transfer. The 32 Relocation Registers are located in main memory locations 140-177. The Relocation Register at location 141 is selected when the extended address bus is 01. The Relocation Register at location Registers are 8 bits wide and point to a page boundary in main memory. The specific page is determined by the contents of the Relocation Register. If a Relocation Register contains 000 it will point to the lowest page in memory. If the Relocation Register contains 377 it will point to the highest page in memory.

The Relocation Register is used as a base pointer from which the I/O card has access to the next higher 32K words. The exact page in memory to be accessed is determined by adding the five most significant bits of the backplane address bus (AlO-Al4) to the 8-bit Relocation Register. The entire 18-bit address is then generated by appending these 8 bits to the 10 least significant bits of the backplane address bus. Figure 8-4 shows the generation of this address.

A method exists in the XL controller logic to allow I/O accesses which are accompanied by the assertion of SC5- to select a Relocation Register for use in the transfer and not to be forced to access only physical memory. This capability is provided as a diagnostic aid to assist in testing the operation of the memory controller. The execution of a STC 13,C will mask off the effect of the SC5 line and allow I/O operating under diagnose mode-three to test the Relocation Register circuitry. The execution of either a STC 13 or a CLC 13 will reset this mask. The mask is also reset by IAK-, PON+, or CRS-.

The processor maps and I/O Relocation Registers are locations 100-177 in main memory. The map RAMs actually contain a copy of the lower 8 bits of these memory locations. The map RAMs at these locations can be written by the processor only when the controller is in the physical mode. Processor writes to locations 100-177 while the controller is in the logical mode will write to main memory but will not write to the map RAMs. Memory reads from locations 100-177 will always produce the data stored in main memory and not the data in the map RAMs. The data stored in the map RAMs is only used by the controller logic when determining the extended address bits. The map RAMs can also be written by an I/O card using Relocation Register 140 and addressing memory locaitons 100-177.

8.3.5 MAPPING CONTROL LOGIC

The mapping control logic on the XL controller centers around three PAL (programmable array logic) devices. Internally these devices are an AND-OR array of gates which are programmed to the required combinational logic patterns.

The first device, PAL14H4 (instruction decoder), monitors the backplane data bus and is programmed to recognize the seven instructions which control the state of mapping on the controller. These seven instructions are encoded on three of the PALs output lines and feed directly to the second device, PAL16R8. A portion of PAL14H4 assists in preventing a cross store instruction from writing data into memory when MP+ is enabled.

The second device, PAL16R8 (state machine), contains all of the state machines used to determine the state of mapping. This PAL has eight internal flip/flops which are fed by its AND-OR array. The inputs to this PAL are the three encoded instruction lines from the first PAL, two backplane data bus lines, and three control lines. The two data bus lines assist the state machines in resolving indirect addresses and in distinguishing the STC 13 and STC 13,C instructions. The three control lines 1) distinguish instructions from data, 2) distinguish processor accesses from I/O accesses, and 3) reset all the state machines.

The third device, PAL12L6 (address path enable), contains the logic to control and enable the correct address paths in determining the 18-bit address for physical, logical, and I/O accesses to memory. This PAL also determines when the map RAMs are being written into and controls the flow of data into them.

8.3.6 FRONTPLANE SIGNALS

A frontplane connector is used to connect the 12003A array cards to the 12002A controller. This connector carries the control signals and the 18-bit frontplane address required for expanded memory operation. A list of the signals on the frontplane connector is shown in Figure 8-5.

+ -	P IN		SIGNAL	-++	SIGNA	+	 P	+ IN
+-	1	-+	GND	++-· !!	GND	 	1 2	+
i	3	i	A1 0-	ij	Al 1-	İ	1 4	1
1	5	1	A1 2-	. 11	A1 3-	1	1 6	1
1	7	1	A1 4-	11	A1 5-	1	1 8	1
1	9	1	A1 6-	11	A17-	1	10	ı
1	11	1	A18-	11	A19-	1	12	1
	13	1	MIO	- 11	MOO	1	14	1
1	15	1	MI1	1.1	MOl	1	16	1
1	17	1	A0+	11	Al+	i	18	1
	19	- 1	A2+	- 11	A3+	1	20	1
1	21	1	A4+	11	A5+	1	22	1
1	23	1	A6+	11	A7+	1	1 24	1
i	25	1	GND	11	GND	;	26	1
1	27	i	A8+	11	A9+	1	28	1
i	29	1	SPARE 1	1	SPAR	E 2	30	١
i	31	Ī	PAR-	11	RAS-	1	32	1
1	33	1	WRITE+	11	DR IV	E-	34	1
1	35	1	MI2	11	MO2	1	36	İ
1	37	1	MI3	1.1	MO3	1	38	1
1	39	1	LATCH+	1	CASE	N- 1	1 40	1
١	41	1	PDSBL-	1	PCK-	1	1 42	1
I	43	1	COUNT+	- 1	XT ND	- 1	1 44	•
ı	45	- 1	REF+	1	ACK-	1	1 46	!
1	47	- 1	+5V	1	1 + 5V	1	48	. !
ĺ	49	Ĺ	GND	1	GND	1	50	1
+-		+-		+	 	+	+	+

Figure 8-5. Expanded Memory Frontplane Signals

These signals can be grouped into four types:

- address lines
- memory board configure lines
- control lines
- array board response lines

ADDRESS LINES (A0-A19)

The frontplane contains 20 dedicated address lines, the lower 18 of which are used by the XL controller. These lines determine which word of the 256K words in main memory is being accessed.

MEMORY BOARD CONFIGURE LINES (MIO-MI3, MOO-M

These four chained lines are used by each array card to determine which position within the memory array the card occupies. This tells the array card to which 64K word block of address space it will respond. The 12002A controller card always responds to addresses representing the lowest 64K word block in memory. The MOO-MO3 lines driven by the controller tell the array card directly above the controller to respond to the second 64K word block. This array card adds to the MOO-MO3 count and passes it up to the next array card. Each array card uses the MIO-MI3 lines to determine its location in memory space, and uses the MOO-MO3 lines to tell the next higher card its position in memory space.

CONTROL LINES (PAR-, RAS-, WRITE+, DRIVE-, LATCH+, C

The eight control lines passed up the frontplane are generated on the XL controller card and used on both the controller card and all the array cards to control memory accessing and refreshing on each card. These lines are as follows:

- 1. LATCH— is the control signal used on all memory cards to latch the backplane address bus and data bus.
- 2. WRITE+ is asserted when the current memory access is a write cycle.
- 3. PAR- is the parity bit generated for the backplane data on a write cycle. This bit is stored into memory along with the data.
- 4. RAS- is a control line used to start the access of the memory RAMs on read, write and refresh cycles.
- 5. CASEN— is used to allow the memory to perform a complete memory access on memory reads and writes. This line is not enabled for refresh cycles.
- 6. DRIVE- controls the output data bus drive buffers. When asserted, the memory card containing the memory location being read will allow the data bus drivers on its card to drive the backplane.
- 7. REF+ is asserted during a memory refresh cycle.
- 8. COUNT+ signals the refresh row address counter to count to the next address.

RESPONSE LINES (PDSBL-, PCK-, XTND-, ACK-)

These four open collector lines are driven by the array card responding to the memory access. They are the following:

- 1. PCK- is the parity check bit of the addressed memory location. It is used by the controller to determine whether a parity error has occurred.
- 2. ACK- is driven by an array card to signal the controller that a memory card is responding to the address. If no ACK- is received, the controller will drive the backplane data bus.
- 3. XTND- and PDSBL- are for use by a ROM array card to extend the memory cycle (allowing for the use of slower access PROMs) and to disable the generation of a parity error by the controller card if no parity check bit is available.

8.3.7 ARRAY BOARD CONTROL AND TIMING LOGIC

The 12003A array board contains the logic to access and refresh the RAM array on the card. This logic uses the frontplane signals to direct the timing of the signals on the card.

Each array card latches the data from the backplane and drives the backplane data bus directly. The memory address is obtained from the frontplane connector. The address decoding circuitry determines whether the card is being accessed and which row of RAMS on the card corresponds to the address. If the card is to be accessed, the control logic will assert ACK- on the frontplane to tell the controller that an array card is responding to the memory location. The control logic then uses the frontplane signals to sequence the assertion of the row address strobe (RAS) and column address strobe (CAS) lines.

On write cycles the parity check bit is obtained over the frontplane connector and presented to the parity RAM. The backplane data bus is latched on the array card and presented to the data RAMs. On a read cycle the array card drives the backplane data bus directly. The parity check bit is read from the parity RAM and returned to the controller card for checking against backplane parity. If a parity error is detected, the array card will see PE- asserted on the backplane and will know that the access was from its array and will extinguish its parity LED.

8.4 DETAILED THEORY OF OPERATION

The following paragraphs contain the detailed theory of operation for the XL memory controller. Refer to the schematic diagrams (drawing numbers D-12002-90003-51, D-12002-90003-52, and D-12003-60001-51) located at the rear of this section as necessary. Figures 8-6A, 8-6B, and 8-6C are detailed timing diagrams including many of the signals discussed in this section.




Figure 8-6A. Timing Diagram For 3-Cycle Access




Figure 8-6B. Timing Diagram For 4-Cycle Access




Figure 8-6C. Timing Diagram For 5-Cycle Access

8.4.1 MEMORY CONTROL LOGIC

To perform a memory access, the requesting device asserts MEMGO- on the backplane. On the XL controller card this signal is received at U719-12 where it is qualified with both MEMDIS- and REMEM- to ensure that main memory access is requested.

If the conditions are met at the falling edge of SCLK+ the memory card will start a memory cycle. The WANTED flip-flop (U1119-9) becomes set to start the sequence of timing signals required for accessing the RAMs. At the same edge of SCLK+ the BUSY flip-flop (U718-9) also gets set and starts the backplane handshake sequence. The BUSY+ signal at U718-9 enables the S240 (U1019-1) to drive the backplane BUSY- line.

The WANTED+ signal performs four functions: 1) it inhibits a refresh cycle from occurring during the memory access by disabling gate Ull18-10; 2) it enables the GO flip-flop (U818-9) to become set which will then allow the RAS control signal to reach the selected row of RAMs; 3) it enables the CASEN flip-flop (U618-5) to become set which will then allow the CAS control signal to reach the RAMs; 4) it qualifies the enabling of the backplane data bus drivers (U317-12).

When the BUSY flip-flop becomes set, it enables the LATCH flip-flop (U618-9) to set at the next falling edge of FCLK+. The LATCH signal is used by the controller and the array cards to latch the address bus, extended address bus, the WE- bit, and the data bus off the backplane. This signal is routed to the LS/S373 transparent latch gates which control the flow of the backplane buses. When LATCH+ is asserted the backplane information is frozen at the outputs of the latches. This signal also clocks the READ flip-flop (U117-9) which saves the read/write backplane signal WE-.

The GO+ signal is asserted for one SCLK period when either a memory access is requested or when a refresh cycle is required. The GO+ signal allows the RAS+ flip-flop (U818-5) to set. The RAS+ (Row Address Strobe) signal is also one SCLK period long and is interpreted by the RAMs to mean the row address bits at the RAMs address pins are now valid. The delay from the setting of the WANTED flip-flop to the setting of the RAS flip-flop is required to allow 1) the row address to become valid at the RAM address pins, and 2) to allow the decode logic to determine which one row of RAMs in the XL memory will receive a RAS pulse.

The 18-bit address generated by the mapping logic is presented to four gates on the controller: U21, U31, U7, and U310-6. Gate U310-6 receives the two most significant bits of the 18-bit address. These two bits are used to determine whether memory on the XL controller card or memory on one of the array cards is to be accessed. U310-6 will go low when both A16+ and A17+ are low. This enables the 12002A to respond to the lower 128 Kbytes in memory address space. When U310-6 is asserted the outputs of U7 will become active. Gate U7 is a 2-to-4 bit decoder. The two inputs (A14 and A15 on the 12002A)

determine which one row of RAMs on the card is to be accessed. The outputs of U7 are fed thru U9 and are presented to the RAS drivers, U10. During a memory access, only one of the drivers will be enabled to pass the RAS signal from the RAS flip-flop. When a refresh cycle occurs, the REF- line will enable all outputs of U9 and all the RAS drivers will be enabled allowing all RAMs to be refreshed.

On the 12002B the four jumpers, Wl-W4, are loaded in their alternate positions marked as 64K, These jumpers direct the flow of the four most significant address bits A14-A17. Jumper W4 permanently enables the controller card to respond to all address locations by enabling U7. All main memory is contained on the 12002B controller card.

The CASEN flip-flop (U618-5) is allowed to set during all memory accesses, but is not allowed to set during a refresh cycle. The CASEN signal enables the CAS- (Column Address Strobe) signal to reach all the RAMs. This signal is interpreted by the RAMs to mean the column address bits at the RAMs address pins are now valid.

The CASEN- signal becomes inverted at U417-12 and then allows the CAS flip-flop (U218-9) to clock at the correct time as determined by the outputs of the delay line (U118). The delay line works with U819-8, U819-6, and the CAS flip-flop to allow the following sequence of events:

- 1) present the row address to the RAMs by enabling U21 (S240)
- 2) provide a RAS- pulse to the selected row of RAMs through U10 (S37)
- 3) present the column address to the RAMs by enabling $U31 \ (S240)$
- 4) provide a CAS- pulse to the RAMs through U6 (S37)

The CASEN flip-flop provides the signal to reset the WANTED flip-flop (through U918-11), and to set the VALID flip-flop. The VALID- signal is asserted on the backplane through U1019 (S240) for one SCLK period. The rising edge of VALID- signals the other cards in the backplane that the data bus is valid. The VALID and BUSY flip-flops both reset at the same time completing the memory handshake.

The backplane signal PON+ is used on the controller card to hold many of the flip-flops in a known state. When the backplane voltages are out of regulation, the power supply will drive PON+ low. This signal is inverted twice on the controller card (U1118-4 and U1019-9) and is used to reset flip-flops on the card. This puts the controller into a known state when power is first applied to the system backplane.

When the battery backup card is installed in the backplane, the +5M memory voltage will be powered by the battery card to sustain main memory. The switch, SWI, on the controller card should be positioned to the BATtery

position to allow the battery backup card to drive the +5V and +5M voltage lines separately.

When PON+ is deasserted under these conditions, the BPON+ signal on the controller will only allow refresh cycles to occur and will prevent any external cards from accessing memory by resetting the WANTED flip-flop (Ull19-9). This retains memory for use when power is reapplied to the backplane.

8.4.2 MEMORY REFRESH LOGIC

To guarantee that memory is retained within the RAM chips a refresh cycle is required every 68 RCLK cycles. The primary refresh counter, LS390 (U1218), determines when a refresh cycle is required by counting RCLK edges received through U1118-13. When 68 cycles have occurred the output of U1219-8 goes high which clears the counter.

During each count cycle, the RPEND (refresh pending) flip-flop gets one clock pulse. The REF flip-flop (U1119-5) and the COUNT flip-flop (U919-5) then set at the first opportunity when there is not a memory access occurring. The REF and COUNT signals do the following: 1) allow U41 (LS240) to present the next refresh address to the RAMs; 2) allow U9 (S00) to enable RAS to occur to all RAMs; 3) allow the GO flip-flop (U818-9) to set thus allowing the RAS flip-flop (U818-5) to set generating a RAS- pulse to the RAMs; 4) prevent the CASEN flip-flop (U618-5) from setting; and 5) clock the refresh address counter U8 (LS373).

The refresh address counter (U8) determines which row of cells within the RAM chips is to be refreshed. This counter counts through all rows within the required 2 milliseconds.

Under normal operation a memory cycle takes three SCLK periods and a refresh cycle takes two periods. When both a refresh cycle and a memory access are requested during the same time, gates Ull18-10 and Ull18-1 determine the correct sequencing of the two operations.

Memory refresh cycles can coincide with memory access cycles in three situations. When refresh is required at the same edge of SCLK that a memory access is requested (REF+ flip-flop gets set at the same time as the WANTED flip-flop) the refresh cycle will occur first followed by the memory access. The refresh cycle will take two SCLK periods and the memory access will take three SCLK periods to give a total access time of five SCLK periods under this condition. The backplane handshake signal BUSY- will be asserted when the memory access is requested and will stay asserted through both the refresh cycle and the memory access. BUSY- is then asserted for two SCLK periods longer than a normal memory cycle (see Figure 8-6C).

When a refresh cycle is required one SCLK before a memory access, the memory access will start at the completion of the refresh cycle. A memory access under these conditions will take four SCLK periods to complete and BUSY- will

be asserted for one SCLK period longer than a normal memory cycle (see Figure 8-6B).

When a refresh cycle is required during a memory cycle, the memory cycle will complete as usual. The refresh cycle will start during the last SCLK period of the memory access and take two SCLK periods. The length of assertion of the BUSY- signal will not be affected in this case (see Figure 8-6A).

8.4.3 MAPPING CONTROL LOGIC

The mapping control logic includes the logic to recognize the specific mapping control instructions, determine the state of operation of the XL controller, and enable the correct address path for the specific memory access.

8.4.3.1 INSTRUCTION RECOGNITION LOGIC

To implement mapping, the XL controller recognizes instructions which determine the specific mode of operation. On the controller U317-8, U312-6, U318-13, and most of U315 (PAL14H4) monitor the backplane data bus for the specific mapping instructions. Three outputs of PAL14H4 contain an encoded version of the mapping instructions. Below is a table defining the output combinations for each instruction and a description of the function of each instruction.

וטס	14F CPUT E1	rs		INSTRUCTION
0	0	0		Any instruction other than those listed below
0	0	1	JMP	
0	1	0	XLD	Used to cross load data from the alternate state
0	1	1	XST	Used to cross store data from the alternate state
1	0	0	STC 11	Used to enable operation in logical mode
1	0	1	CLC 11	Used to enable operation in physical mode
1	1	0	STC 13	Used to suspend the override of logical mode
1	1	1	CLC 13	Used to invoke an override of logical mode

Note that the distinction between STC 13 and STC 13,C is made in U215 (PAL16R8).

The three encoded outputs from PAL14H4 are fed directly to PAL16R8 (U215) and

are used to determine the next state of the state machines within PALl6R8.

8.4.3.2 MAPPING CONTROL STATE MACHINES

To implement the mapping functions, the XL controller contains four state machines to determine the mode of operation. The state machines reside within U215 (PAL16R8). This PAL contains an internal AND-OR gate array and eight internal flip-flops with a common clock (U215-1).

PAL16R8 has eight signal inputs:

PCYCLE+ (U215-3) is a line used to differentiate I/O memory accesses from processor memory accesses. This line is generated at U117-6 and is asserted for one SCLK period at the completion of a processor-initiated memory access.

RST- (U215-4) is a reset line to the state machines within the PAL. This line is asserted when either IAK- or CRS- are asserted or when PON+ is deasserted on the backplane. This line has the effect of immediatly resetting all state machines within the PAL to an unmapped, physical state.

DB9+ (U215-9) is the backplane data bus line used to distinguish between the STC 13 and STC 13.C instructions.

RNIL+ (U215-8) is a latched version of the backplane RNI- (Read Next Instruction) signal which signifies that the current memory access is an instruction fetch.

E2, E1, E0 (U215-5,-6,-7) are the encoded version of the mapping instructions recognized by the controller.

DB15+ (U215-2) is a backplane data bus line used by the state machines to determine direct/indirect memory fetches and allows for the resolution of indirect addresses.

The first state machine within PAL16R8 uses outputs Y1-, Y2-, and Y3-(U215-15,-17,-18). This state machine determines the basic physical/logical operating mode of the controller from the STC 11 and CLC 11 instructions. Below is a table of the six states of this state machine.

PAL16R8 OUTPUTS		STATE	STATE DESCRIPTION	
Y 1-	Y2-	Y3-		
1	1	1	A	Physical mode, reset state
1	1	0	В	Received STC 11 (enable mapping) instruction, prepare to change to logical mode on next JMP
1	0	1	С	Received an indirect JMP instruction, stay in this state until the indirect is resolved
0	1	0	D	Logical mode, operating under mapped condition
0	1	1	E	Received CLC 11 (disable mapping) instruction, prepare to change to physical mode on next JMP
0	0	1	F	Received an indirect JMP instruction, stay in this state until the indirect is resolved

Note that output Yl- determines the actual mode of operation: Yl- is high for physical operation, Yl- is low for logical operation.

The second state machine within PAL16R8 uses outputs Y4-, Y5-, Y6-(U215-19,-14,-13). This state machine determines when to toggle the state of mapping for the cross store (XST) and cross load (XLD) instructions. The XST and XLD instructions are recognized by the processor to be double store (DST) and double load (DLD) instructions. The processor will load or store the A and B registers during these instructions. The controller card will only toggle the state of mapping for the first of the loads or stores (the A register). Thus, the XLD and XST instructions are a single single cross load or cross store.

Below is a table of the six states of this state machine and a description of each state.

P^{A}	AL16F	8≶		
JO	OUTPUTS		STATE	STATE DESCRIPTION
¥4	Y5-	Y6-		
1	1	1	A	Idle mode, waiting for instruction.
1	1	0	В	Received XLD instruction.
0	1	1	С	Have received one more processor memory access to get the DEF for the XLD instruction, can now toggle state of mapping.
1	0	1	D	Have cross loaded or cross stored the data from the A register into memory, can now return the state of mapping to previous state
1	0	0	E	Received XST instruction
0	0	0	F	Have received one more processor memory access to get the DEF for the XST instruction, can now toggle state of mapping.

Note that output Y4- determines when to toggle the state of mapping.

To prevent the store of the B register into memory during a XST instruction (the second store of the double store instruction) a portion of PAL14H4 (U315) is used to prevent the memory from being written to. During state D, when the A register has been cross stored, WDSBL+ (U315-17) will be asserted to prevent the processor from writing into memory. Additionally, PAL14H4 will also prevent the XST instruction from writing the A register to memory if Memory Protect (MP+) on the backplane is asserted. This prevents a users program from cross storing data into restricted areas of memory. During states E and F PAL14H4 will assert the WDSBL+ line to prevent all cross stores when MP+ is asserted.

The third state machine within PAL16R8 uses output Y7- (U215-16). This state machine determines when to force operation in physical mode, overriding the mode determined by the first state machine. This state machine recognizes the STC 13 and CLC 13 instructions, and will assert the OVRD+ line as shown below.

PAL16R8 OUTPUTS Y7-	STATE	STATE DESCRIPTION
0	A	Received STC 13 instruction or the RST signal, normal operating mode, no override in effect
1	В	Received CLC 13 instruction, override in effect, operation forced to be in physical mode

The fourth state machine within PAL16R8 uses output MASK+ (U215-12), and determines when to mask the effect of the Self-Configure bit (SC5-). The Self-Configure line will normally force I/O accesses to occur to physical memory and not to use a Relocation Register. If a STC 13,C is executed, the MASK+ line is asserted which will allow the I/O card to select a Relocation Register to use in the transfer and not be limited to physical memory only. This mode is reset by executing either a STC 13 or a CLC 13 instruction or by the RST line. This feature is included as a diagnostic aid to be used when operating under diagnose mode three.

PAL16R8 OUTPUTS MASK+	STATE	STATE DESCRIPTION
0	A	Received STC 13, CLC 13 or RST signal, normal operating mode, no masking
1	В	Received STC 13,C instruction, mask of Self Configure bit in effect

8.4.3.3 ADDRESS PATH ENABLE LOGIC

The XL controller has three separate methods of generating the required 18-bit address; one method for physical addresses, one method for logical addresses, and another method for DMA accesses. In all cases the lower 10 bits of the backplane address bus are left unmodified.

During accesses to physical memory, the upper eight bits of the 18-bit address bus are generated by appending three "0" bits to the front of the five upper backplane address bits (A10-A14). This is accomplished by U44 (S240).

During processor accesses to logical memory, the upper eight bits are determined by the contents of the two map RAMs (U18 and U28) which are addressed by the upper five bits of the backplane address bus through U110. These map RAMs contain an 8-bit wide word which is appended to the lower 10 bits of the backplane address by U34 (S240) to generate the 18-bit address.

During I/O accesses to memory using a Relocation Register, the upper eight bits of the 18-bit address are generated by adding the 8-bit Relocation Register, stored in the map RAMs and selected by the extended address bus (U112), to the upper five bits of the backplane address bus (A10-A14). Adder chips U14 and U24 perform this addition and U11 (S240) enables the 8-bit result.

PAL12L6 (U115) is used to control the flow of the address paths on the controller card. The inputs to PAL12L6 are listed below:

- 1. DMACC+ (Ull5-12) is the line which indicates whether the access is from the processor card or from an I/O card.
- 2. WDSBL+ (Ul15-5) is asserted to disable a write to memory from occurring during a cross store instruction. The second store of the XST instruction is always disabled. The first write is disabled if MP+ is asserted on the backplane.
- 3. READL+ (Ull5-1) is a latched version of the backplane write enable (WE+) signal.
- 4. SELFC+ (Ull5-11) is the line indicating that the I/O access is a self-configure access and therefore accesses physical memory only.
- 5. RR140+ (Ull5-8) is a line indicating that an I/O card has selected Relocation Register 140 to use in the memory transfer. All transfers using this Relocation Register will be forced to access physical memory. This is to ensure that all code written for the L-Series computer using the 12004A memory card will be compatible with expanded memory.
- 6. LBUSY+ (Ull5-19) and RAS- (Ull5-6) are timing control signals which define the assertion window for some of the PAL outputs.
- 7. PHYS+ (Ull5-9) is the line which indicates whether the processor is operating in physical or logical mode.
- 8. Ull5-2, Ull5-7, Ull5-3, Ull5-4 are address lines which are used in deciding when a write to memory should also write to the controllers map RAMs (which are memory mapped at locations 100 177 in main memory).

The six outputs of PAL12L6 are described below:

- 1. LOGICAL- is a signal which enables the address paths required for an access to occur to logical mode. Asserted during a processor access in logical memory.
- 2. DMARR- is a signal which enables the address paths required for an access to occur to memory via a Relocation Register. Asserted during an I/O access when SELFC+ and RR140 are not asserted.
- 3. PHYSICAL— is a signal which enables the address paths required for an access to occur to physical memory. Asserted during a processor access in physical mode, or an I/O access when either SELFC+ or RR140+ is asserted.
- 4. MAPW- is a line which controls the writing of data into the map RAMs. It is asserted for a processor access in physical mode to locations 100-177 or an I/O access to physical memory 100-177.
- 5. MAPEN- is a line which enables U38 (LS244) to present the lower eight bits of the data bus to the map RAMs.

6. WRITE- is a line which is asserted during all I/O writes to memory and during all processor writes to memory that are not disabled by WDSBL+.

8.4.4 ARRAY CARD CONTROL LOGIC

The array card, 12003A, contains a subsection of the control logic on the controller card. The array card uses the frontplane signals generated on the controller card to direct operation of the array (see Figure 8-5).

The array card latches the backplane data bus directly off the backplane. The LATCH+ signal is directed to the LS373 transparent latches (U114, and U117). These latches drive the RAMs on the array card with the backplane data. The 18-bit address is available to the array card over the frontplane connector. The controller drives the address throughout the entire memory access so no latching is required on the array card. Buffers U107, U109, and U203 receive the address.

Each array card uses the upper two bits of the 18-bit address to determine whether it is being selected. The card compares these two bits against the MIO-MI3 adder chained lines. The MIO-MI3 lines are driven by the memory card immediately below, and determine the address range the array card will respond to. Each array card uses an adder (U105) to alter the MIO-MI3 lines and sends out MOO-MO3 lines to the next higher array card. When a positive compare is made by gates U104 and U106, the BOARD+ line on the selected array card will be asserted and will enable the control signals to pass to the RAMs.

The RAS- line is received into U503 and is used to start the sequence of timing signals required to access the RAMs. The delay line (U502) and the flip-flop (U402-5) are used to generate the timing for the RAS and CAS signals to the RAMs.

A two-to-four decoder (U202) uses address lines Al4 and Al5 to determine which one row of RAMs on the card is to be accessed. The outputs of this gate are fed through U302 and enable one of the RAS drivers in U303.

If the access to the array card is a read, the frontplane DRIVE- signal will combine with the BOARD+ signal to enable the data bus drivers on the card (Ull3 and Ull6) to drive the backplane data bus with the requested data. The parity check bit stored with the data is returned over the frontplane through the open collector gate (U301-3) to the controller for checking against the parity of the backplane data bus parity.

REF+ and COUNT+ are used on the array card to enable the refreshing of the RAMs. Each array card contains a refresh counter which keeps track of the rows needing to be refreshed on each card. When a refresh is required the refresh address is presented to the RAMs through UllO. The refresh counter is then updated for the next refresh cycle.

8.4.5 PARITY CIRCUITRY

Two S280 parity generator chips (U418 and U419) on the controller card are used to generate a parity bit on all write cycles and to check parity on all read cycles.

During write cycles, the S280s determine the backplane parity bit while the backplane data bus is still actively driven by the device performing the memory write. The parity bit, determined by EX-ORing the even sum outputs (U418-5 and U419-5) from the S280s, is clocked into the PARITY flip-flop (U218-5) with the LATCH+ signal. The parity bit is then presented to the parity RAMs for storage along with the data bits.

On a read cycle the S280s monitor the backplane data bus, which is driven by the XL memory. The parity of the backplane data bus is compared against the parity check bit available on U318-3. The parity of the backplane data should always be the same as the sense of the parity check bit. This is checked at the output of U519-3 (ERROR), which should always be low if no error has occurred. If an error occurs, the ERROR signal is gated on the backplane as PE- by U217-6, an open collector gate. This PE- signal will also turn off the parity LED on the controller card (through U1018-8, U310-8, and U310-11) if memory on the controller card was selected.

8.5 PARTS LOCATIONS

Parts locations for the extended memory cards are shown in figure 8-7 and in figure 8-8, where figure 8-7 is for the 12002A and 12002B cards and figure 8-8 is for the 12003A card.

8.6 PARTS LISTS

The parts lists for the cards are provided in tables 8-1 and 8-2, where table 8-1 is for the 12002A and 12002B and table 8-2 is for the 12003A. The 12002A and 12002B cards are identical except for the type of RAM; therefore, the same parts list is given for both with the RAM part number differences indicated.




Figure 8-7. 12002A and 12002B Parts Locations




Figure 8-8. 12003A Parts Locations

Table 8-1. 12002A and 12002B Memory Parts List (Continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	12002-60001	0	1	AUTO SEQUENCING ASSEMBLY	28480	12002-60001
C1 C2 C3 C4 C5	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6	34	CAPACITOR-FXD .22UF +80-20% SOVDC CER CAPACITOR-FXD .22UF +80-20% SOVDC CER CAPACITOR-FXD .22UF +80-20% SOVDC CER CAPACITOR-FXD .22UF +80-20% SOVDC CER CAPACITOR-FXD .22UF +80-20% SOVDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C6 C7 C8 C9 C9	0160-4842 0160-4842 0160-4842 0160-4842 0180-0137	6 6 6 6	í	CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD 100UF+-20% 10VDC TA	28480 28480 28480 28480 56289	0160-4842 0160-4842 0160-4842 0160-4842 150D107X0010R2
C10 C10 C11 C12 C13	0160-4842 0180-0393 0160-4842 0160-4842 0160-4842	6 6 6	1	CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD 39UF++10% 10VDC TA CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 56289 28480 28480 28480	0160-4842 1500396%9010B2 0160-4842 0160-4842 0160-4842
C14 C15 C16 C17 C18	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C19 C20 C21 C22 C23	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C24 C25 C26 C27 C28	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	6 6 6 6		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C29 C30 C31 C32 C33	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842	66666		CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4842 0160-4842 0160-4842 0160-4842 0160-4842
C34	0160-4842	6		CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480	0160-4842
CR1	1990-0485	5	1	LED-VISIBLE LUM-INT=800UCD IF=30MA-MAX	28480	5082-4984
E1 E2	0360-1682 0360-1682	0	2	TERMINAL-STUD SGL-TUR PRESS-MTG Terminal-Stud SGL-Tur Press-mtg	28480 28480	0360-1682 0360-1682
R1 R2 R3 R4 R5	0698-3447 0698-3447 0698-3447 0698-3447 0698-3447	4 4 4 4	13	RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-422R-F C4-1/8-T0-422R-F C4-1/8-T0-422R-F C4-1/8-T0-422R-F C4-1/8-T0-422R-F
R6 R7 R8 R9 R10	1810-0280 1810-0280 0698-3447 0698-3447 0757-0294	8 8 4 4 9	2	NETWORK-RES 10-SIP10.0K OHM X 9 NETWORK-RES 10-SIP10.0K OHM X 9 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 17.8 1% .125W F TC=0+-100	01121 01121 24546 24546 19701	210A103 210A103 C4-1/8-T0-422R-F C4-1/8-T0-422R-F MF4C1/8-T0-17R8-F
R11 R12 R13 R14 R15	1810-0278 0698-3447 0698-3447 0698-3447 0698-3435	4 4 4 4 0	2	NETWORK-RES 10-SIP3.3K OHM X 9 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 30.3 1% .125W F TC=0+-100	01121 24546 24546 24546 24546	210A332 C4-1/8-T0-422R-F C4-1/8-T0-422R-F C4-1/8-T0-32R-F C4-1/8-T0-38R3-F
R16 R17 R18 R19 R20	0698-3447 0698-3435 0698-3447 0698-3435 0683-2215	4 0 4 0 1	1	RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 38 3 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100 RESISTOR 38 3 1% .125W F TC=0+-100 RESISTOR 38 3 1% .125W F TC=0+-100 RESISTOR 220 5% .25W FC TC=-400/+600	24546 24546 24546 24546 01121	C4-1/8-T0-422R-F C4-1/8-T0-38R3-F C4-1/8-T0-422R-F C4-1/8-T0-38R3-F CB2215
R21 R22 R23 R24 R25	0698-3435 0698-3435 0698-3435 0698-3435 8698-3447	0 0 0 0 4		RESISTOR 38 3 1% .125W F TC=0+-100 RESISTOR 422 1% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-38R3-F C4-1/8-T0-38R3-F C4-1/8-T0-38R3-F C4-1/8-T0-38R3-F C4-1/8-T0-422R-F
R26 R27	0698-3435 1810-0278	0 4		RESISTOR 38.3 1% .125₩ F TC=0+-100 NETWORK-RES 10-SIP3.3K OHM X 9	24546 01121	C4-1/8-T0-38R3-F 210A332
S 1	3101-0642	5	i	SWITCH-SL DPDT MINTR .5A 125VAC/DC PC	28480	3101-0642
U6 U7 U8 U9 U10	1820-1450 1820-1072 1820-1989 1820-0681 1820-1450	7 9 7 4 7	2 1 1 3	IC BFR TTL S NAND QUAD 2-INP IC DCDR TTL S 2-TO-4-LINE DUAL 2-INP IC CNTR TTL LS BIN DUAL 4-BIT IC GATE TTL S NAND QUAD 2-INP IC BFR TTL S NAND QUAD 2-INP	01295 01295 07263 01295 01295	SN74S37N SN74S139N 74LS393PC SN74S30N SN74S37N

Table 8-1. 12002A and 12002B Memory Parts List (Continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U11 U14 U18 U21 U24	1820-1633 1820-1871 5180-0126 1820-1633 1820-1871	8 6 8 6	9 N O	IC BFR TTL S INV OCTL 1-INP IC ADDR TTL S BIN FULL ADDR 4-BIT IC-MAPPER IC BFR TTL S INV OCTL 1-INP IC ADDR TTL S BIN FULL ADDR 4-BIT	01295 01295 28480 01295 01295	SN74S240N SN74S283N 5180-0126 SN74S240N SN74S283N
U28 U31 U34 U38 U41	5180-0126 1820-1633 1820-1633 1820-2024 1820-1917	8 8 3 1	1 1	IC-MAPPER IC BFR TTL S INV OCTL 1-INP IC BFR TTL S INV OCTL 1-INP IC DRVR TTL LS LINE DRVR OCTL IC BFR TTL LS LINE DRVR OCTL	28480 01295 01295 01295 01295	5180-0126 Sn745240N Sn745240N Sn74LS244N Sn74LS244N
U44 U48 U51 U61 U62	1820-1633 1820-2102 1810-0533	8 4	3	IC BFR TTL S INV OCTL 1-INP IC LCH TTL LS D-TYPE OCTL NETWORK-RES 16-DIP33.0 DHM X B	01295 01295 28480	SN745240N SN74LS373N 1810-0533
U63 U64 U65 U66 U67						
U6B U69 UB1 UB2 UB3						
U84 U85 U86 U87 U88						
U89 U101 U102 U103 U104						
U105 U106 U107 U108 U109	*				04.005	0.0744 0.745 4.0
U110 U112 U115 U117 U118	1820-1641 1820-1676 5180-0128 1820-1112 1813-0199	89084	22121	IC DRVR TTL LS BUS DRVR HEX 1-INP IC LCH TTL S D-TYPE OCTL IC FF TTL LS D-TYPE POS-EDGE-TRIG	01295 01295 28480 01295 28480	SN74LS365AN SN74S373N 5180-0128 SN74LS74AN 1813-0199
U119 U121 U122 U123 U124	1820-1206	1.	1	IC GATE TIL LS NOR TPL 3-INP	01295	SN74LS27N
U125 U126 U127 U128 U129))x					
U210 U212 U215 U217 U218	1820-1641 1820-0683 5180-0129 1820-0689 1820-0693	8 6 1 2 8	2 1 1	IC DRVR TTL LS BUS DRVR HEX 1-INP IC INV ITL S HEX 1-INP IC-STATE MACH IC GATE TTL S NAND DUAL 4-INP IC FF TTL S D-TYPE POS-EDGE-TRIG	01295 01295 28480 01295 01295	SN74LS365AN SN74S04N 5180-0129 SN74S22N SN74S74N
U219 U310 U312 U315 U317	1820-2102 1820-0681 1820-1275 5180-0127 1820-0685	8 4 4 9	1 1 1	IC LCH TIL LS D-TYPE OCTL IC GATE TTL S NAND QUAD 2-INP IC GATE TTL S NOR DUAL 5-INP IC-INST ENC IC GATE TTL S NAND TPL 3-INP	01295 01295 01295 28480 01295	SN74LS373N SN74S00N SN74S260N 5180-0127 SN74S10N
U318 U319 U410 U412 U415	1820-1322 1820-1676 1820-1624 1820-2102 1820-1624	2 9 7 8 7	2	IC GATE TTL S NOR QUAD 2-INP IC LCH TTL S D-TYPE OCTL IC BFR TIL S OCTL 1-INP IC LCH TTL LS D-TYPE OCTL IC BFR TTL S OCTL 1-INP	01295 01295 01295 01295 01295	SN74502N SN745373N SN745241N SN74L5373N SN745241N
U417 U418 U419 U502 U519	1820-0682 1820-1638 1820-1638 1820-1638 1813-0189 1820-0694	6 3 3 2 9	2 1 1	IC INV TTL S HEX 1-INP IC GEN TTL S PAR GEN 9-BIT IC GEN TTL S PAR GEN 9-BIT IC MISC TTL S PAR GEN 9-BIT IC MISC TTL S IC GATE TTL S EXCL-OR QUAD 2-INP	01295 01295 01295 01295 0791F 01295	SN74S04N SN74S280N SN74S280N HY-5002 SN74S86N

Table 8-1. 12002A and 12002B Memory Parts List


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U610 U611 U612 U613 U614	*					
U615 U616 U617 U618 U619	1820-0629 1820-0629	0	5	IC FF TTL S J-K NEG-EDGE-TRIG IC FF TTL S J-K NEG-EDGE-TRIG	01295 01295	SN745112N SN745112N
U718 U719 U810 U811 U812	1820-0629 1820-1322	5		IC FF TTL S J-K NEG-EDGE-TRIG IC GATE TTL S NOR QUAD 2-INP	01295 01295	SN74S112N SN74S02N
U813 U814 U815 U816 U817	*					
U818 U819 U918 U919 U1010	1820-0629 1820-0681 1820-1201 1820-1112	0 4 6 8	í	IC FF TTL S J-K NEG-EDGE-TRIG IC GATE TTL S NAND QUAD 2-INP IC GATE TTL LS AND QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG	01295 01295 01295 01295	SN745112N SN74500N SN74LS0BN SN74LS74AN
U1011 U1012 U1013 U1014 U1015						
U1016 U1017 U1018 U1019 U1118	1820-1208 1820-1633 1820-1144	3 8 6	1 1	IC GATE TTL LS OR QUAD 2-INP IC BFR TTL S INV OCTL 1-INP IC GATE TTL LS NOR QUAD 2-INP	01295 01295 01295	SN74LS32N SN74S248N SN74LS02N
U1119 U1210 U1211 U1212 U1213	1820-0629	0		IC FF TTL S J-K NEG-EDGE-TRIG	01295	SN74S112N
U1214 U1215 U1216 U1217 U1218	1820-1991	1	1	IC CNTR TTL LS DECD DUAL 4-BIT	01295	SN74LS390N
U1219	1820-1203	8	1	IC GATE TTL LS AND TPL 3-INP	01295	SN74L511N
₩1 ₩2 ₩3 ₩4	8159-0005 8159-0005 8159-0005 8159-0005	0 0 0	4	WIRE 22AWG W PVC 1X22 80C WIRE 22AWG W PVC 1X22 80C WIRE 22AWG W PVC 1X22 80C WIRE 22AWG W PVC 1X22 80C	28480 28480 28480 28480	8159-0005 8159-0005 8159-0005 8159-0005
	0403-0289 7120-6830	3 9	2 1	EXTR-PC BD RED POLYC .063-BD-THKNS LABEL-USA	28480 28480	0403-0289 7120-6830
	1480-0116	В	68 2	PIN-GRV .062-IN-DIA .25-IN-LG STL	28480	1480-0116
are ide are des	entical except	for hea	the IC	.) and 12002B (part no. 12002-60002) parts in the above lists which (*) footnote reference. These		
	: HP Part Numb			, Qty = 68		
1 200 2B	: HP Part Numb	er 5	180-0133 	3, Qty = 68		


Table 8-2. 12003A Memory Parts List


Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A 2	12003-60001	1	1	PCA-XL MEMO	28480	12003-60001
C1- C8	0180-0374	3	8	CAPACITOR-FXD 10UF+-10% 20VDC TA	56289	150D106X9020B2
C9- C42	0160-4842	6	34	CAPACITOR-FXD .22UF +80-20% 50VDC CER	28480	0160-4842
CR1	1990-0485	5	1	LED-VISIBLE LUM-INT=800UCD TF=30MA-MAX	28480	5082-4984
R1 R2	1810-0277 0698-3447	3	2	NETWORK-RES 10-SIP2.2K OHM X 9 RESISTOR 422 1% .125W F TC=0+-100	01121 24546	210A222 C4-1/8-T0-422R-F
R3 R6	0757-0316	6	4	RESISTOR 42.2 1% .125W F TC=0+-100	24546	C4-1/8-T0-42R2-F
R7 R10	0698-3435	0	4	RESISTOR 38.3 1% .125W F TC=0+-100	24546	C4-1/8-T0-38R3-F
R11 R12	0757-0294 1810-0277	9	9	RESISTOR 17.8 1% ,125W F TC=0+-100 NETWORK-RES 10-SIP2.2K OHM X 9	19701 01121	MF4C1/8-T0-17R8-F 210A222
R13 R20 R21	0757-0294 0683-2215	9	1	RESISTOR 17.8 1% .125W F TC≈0+-100 RESISTOR 220 5% .25W FC TC≈~400/+600	19701 01121	MF4C1/8-T0-17R8-F CB2215
U104 U105 U106 U107 U109	1820-0694 1820-1441 1820-0691 1820-1633 1820-1633	9 6 6 8	1 1 1 3	IC GATE TTL S EXCL-OR QUAD 2-INP IC ADDR TTL LS BIN FULL ADDR 4-BIT IC GATE TTL S AND-OR-INV IC DFR TTL S INV OCTL 1-INP IC BFR TTL S INV OCTL 1-INP	01295 01295 01295 01295 01295	SN74SB6N SN74LS2B3N SN74S64N SN74S240N SN74S240N
U110 U113 U114 U116 U117	1820-1917 1820-1624 1820-2102 1820-1624 1820-2102	1 7 8 7 8	1 2 2	IC BER TIL IS LINE DRVR DCTL IC BER TIL S OCTL 1-INP IC LCH TIL LS D-TYPE OCTL IC BER TIL S OCTL 1-INP IC LCH TIL LS D-TYPE OCTL	01295 01295 01295 01295 01295	SN74L5240N SN74S241N SN74L5373N SN74S241N SN74L5373N
U118 U202 U203 U204 U205	1820-1989 1820-1072 1820-1633 5180-0121 5180-0121	7 9 8 3	1 1 68	IC CNTR TIL LS BIN DUAL 4-BIT IC DCDR TIL S 2-TO-4-LINE DUAL 2-INP IC BER TIL S INV OCTL 1-INP *	07263 01295 01295 28480 28480	74LS393PC SN74S139N SN74S240N 5180-0121 5180-0121
U206 U207 U208 U209 U210	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121	3 3 3 3 3 3			28480 28480 28480 28480 28480	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121
U211 U212 U213 U214 U215	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121	33333 3333			28480 28480 28480 28480 28480	5180~0121 5180~0121 5180~0121 5180~0121 5180~0121
U216 U217 U218 U219 U220	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121	3 3 3 3 3 3			28480 28480 28480 28480 28480	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121
U301 U302 U303 U304 U305	1820-0682 1820-1815 1820-1450 5180-0121 5180-0121	5 0 7 3 3	1 1 2	IC GATE TIL S NAND QUAD 2-INP IC MUXR/DATA-SEL TIL S 2-TO-1-LINE QUAD IC BER TIL S NAND QUAD 2-INP *	01295 01295 01295 20480 28480	SN74S03N SN74S158N SN74S37N 5180-0121 5180-0121
U306 U307 U308 U309 U310	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121	33333			28480 28480 28480 28480 28480	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121
U311 U312 U313 U314 U315	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121	3 3 3 3			28480 28480 28480 28480 28480	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121
U316 U317 U318 U319 U320	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121	3 3 3 3 3 3			28480 28480 28480 28480 28480	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121
U401 U402 U403 U404 U405	1820-1197 1820-0693 1820-1450 5180-0121 5180-0121	9 8 7 3	1	IC GATE TIL LS NAND QUAD 2-INP IC FF TIL S D-TYPE POS-EDGE-TRIG IC BFR TIL S NAND QUAD 2-INP *	01295 01295 01295 28480 28480	SN74LS00N SN74S74N SN74S37N 5180-0121 5180-0121
į						

Table 8-2. 12003A Memory Parts List (Continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U406 U407 U408 U409 U410	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121	ผยผยผ		·	28480 28480 28480 28480 28480	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121
U411 U412 U413 U414 U415	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121	3333			28480 28480 28480 28480 28480	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121
U416 U417 U418 U419 U420	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121	3 3 3 3 3			28480 28480 28480 28480 28480	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121
U421 U503 U504 U505 U506	1820-1414 1820-0681 5180-0121 5180-0121 5180-0121	3 4 3 3 3	1	IC GATE TIL LS NAND TPL 3-INP IC GATE TTL S NAND QUAD 2-INP *	01295 01295 28480 28480 28480	SN74LS12N SN74S00N 5180-0121 5180-0121 5180-0121
บ507 บ508 บ509 บ510 บ511	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121	33333			28480 28480 28480 28480 28480	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121
U512 U513 U514 U515 U516	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121	33333			28480 28480 28480 28480 28480	5180-0121 5180-0121 5180-0121 5180-0121 5180-0121
U517 U518 U519 U520	5180-0121 5180-0121 5180-0121 5180-0121	3 3 3		*	28480 28480 28480 28480	5180-0121 5180-0121 5180-0121 5180-0121
₩1 ~ ₩3	8159~0005	0	3	WIRE 22AWG W PVC 1X22 80C	28480	8159-0005
	* HP PART NO. 5	180-	0121: 16,34	34X1 DYNAMIC RAM		







+				+			-+
1	SELF-TEST, LOA	ADER. AND VCP	PROGRAMS	1	AP PEND IX	A	
	Juli 1101, 1101	•		<u> </u>			 +
+				-			

This appendix contains a listing of the self-test, loader, and the Virtual Control Panel programs contained in the HP 12001B processor card ROM.


The 4k ROM code is identified by HP part numbers 5180-0123 and 5180-0124 contained in ICs PTST-LB and PTST-HB, respectively. (The obsolete 2K ROM code is identified by HP part numbers 5090-1624 and 5090-1625). Refer to figure A-l for the 4k ROM program layout.

It is suggested that users who create their own loaders implement them in PROM on the HP 12008A PROM Storage Module.

A user who intends to change the processor ROM code for any reason should keep in mind the following points.

- 1. A method was developed using standard coding to allow access to both RAM and ROM. The RAM area is necessary for storage and the ROM area is for instructions and constants. This method is referred to as A addressable and B addressable. If the instruction is A addressable, data is returned from ROM; if B addressable, the data is read from RAM. At the beginning of the ROM code listing is a reference for instructions and ROM versus RAM.
- 2. The ROM code space is not addressed as continuous pages but lk pages that overlay the same lk of RAM area (see figure A-1). This is done so that programs on any page can access the same storage area. The control bits for page selection are bit 7 and 8 with an OT* 1. The OT* also controls the processor LED's. When crossing over pages the area on both pages must be considered. Also, the listing is assembled starting at 4000 octal but the program can be set to execute on any lk page.
- 3. The common storage area was set up for the last 64 words a lK page. These are used by all three sections. When using these storage locations, make sure there is no interference or destruction of data from another area. This is important when writing loaders. This storage area can be on either the base page (page 0) for a computer with extended memory or the last page for a computer with only 32k words.
- 4. The area at the end of each page must be the same to allow a break to enter and go to the VCP code correctly.

- 5. The JSB usage is set up so that a JSB goes to the ROM area above the common storage area and there it is followed by a JMP routine. Note that this allows doubling up of address space and does not waste ROM area. The normal NOP used for the return address is used in ROM as the JMP instruction for the previous JSB.
- 6. All loaders must use the JSB S.SC call to set up the parameters for a load. This includes the select code, file number, unit, and subchannel. The file number is stored on the I/O chip in register 25 octal and is used for continuation (sequential) loads.
- 7. The temporary storage areas are set up at the same lk address space, allowing cross communication between pages. When writing a loader, the storage areas are used as follows, where n in Pn is the page number:



The following pages contain an example 4k ROM listing. ROM firmware is subject to change; therefore, later versions will contain minor differences from this listing. (Note: There is a Cross Reference Symbol Table at the end of the listing.)

*

```
4K VERSION OF PROCESSOR PROMS
0001
                   ASMB, A, B, L, C
                        ORG 0
00000 00000
0004* ********************
0005* * (C) COPYRIGHT HEWLETT-PACKARD COMPANY 1980. ALL RIGHTS
0006* * RESERVED. NO PART OF THIS PROGRAM MAY BE PHOTOCOPIED,
     * REPRODUCED OR TRANSLATED TO ANOTHER PROGRAM LANGUAGE WITHOUT *
0007*
     * THE PRIOR WRITTEN CONSENT OF HEWLETT-PACKARD COMPANY.
*8000
      ******************
0009*
0010*
0011*
     SOURCE: 24397-18001
0012*
0013*
0014*
         THE PROGRAMS IN THIS LISTING ARE IN THE FOLLOWING ORDER
0015*
0016*
              PRETEST (FOR CPU, MEMORY, AND I/O)
                                                 PAGE 0
0017*
         I.
             VIRTUAL CONTROL PANEL (VCP)
                                                 PAGE 1
0018*
         TI.
                                                 PAGE 2 & 3
         III. BOOT LOADERS
0019*
0020*
         DURING THE EXECUTION OF THE PROM PROGRAM THE FOLLOWING
0021*
         INSTRUCTION RULES APPLY FOR ACCESSING ROM VERSES RAM:
0022*
0023*
0024*
         AND
                >
0025*
         XOR
                 >
                      OPERAND IS
0026*
         IOR
                 >
                      FROM ROM ONLY
0027*
         LDA
                  >
         CPA
                 >
0028*
0029*
         ADA
0030*
         ISZ
                >
0031*
                      OPERAND IS
                 >
0032*
         ADB
                      FROM RAM ONLY
                 >
0033*
         LDB
0034*
         CPB
                >
0035*
                      RETURN ADDRESS IS WRITTEN TO RAM
0036*
         JSB
               >
                      ADDRESS IS FROM RAM
0037*
         JMP ,I>
                      ALLWAYS WRITTEN TO RAM
*8600
         STA/B >
0039*
         ALL EAU INSTRUCTIONS GENERATE ROM ENABLE FOR THE SECOND WORD
0040*
         AND ALL OPERANDS ARE FROM ROM.
0041*
0042*
         THE RULE IS: ROM ENABLE = FETCH + (READ . IR11-) + EAU
0043*
```

HP 1000 L/20-SERIES PRETEST PAGE 0 0045* CPU STATUS IS OBTAINED BY A LIA/B 1 0046* SW 1 BIT 8 = BOOT SELECT 0 9 = POOT SELECT 1 0047* 2 0048* 10 = BOOT SELECT 23 0049* 4 11 = POOT SELECT 35 0050* 12 = SELECT ALTERNATE VCP DRIVER 0051* 13 = RESERVED0052* 14 = MEMORY LOST (LOW TRUE) 15 = INTERRUPT MASK BIT 1 FOR PROCESSOR BOARD 0053* 0054* 0055* SWITCH 7 IS RESERVED ON THE PROCESSOR FOR INT/EXT CLOCK 0056* 0057* 0058* CPU CONTROL OUTPUT BY AN OTA/B 1 0059* BIT 0-7 = STATUS LIGHT 0-7

PAGE 0003 #01

```
ORG 4000B
0061 04000
0062
                          SUP
                                       A-REG. REFERENCE
0063
     00000
                          EQU 0
                                      B-REG. REFERENCE
                   В
                         EQU 1
0064
     00001
0065
      04000
                   P0
                         EQU *
                                      PAGE O REFERENCE
0066
     00001
                   CPUST EQU 1
                                      CPU STATUS REGISTER
                                       DRIVER SC FOR DATA I/O
                         EQU 30B
0067
     00030
                   DR
                                          **
                                              FF FF
                         EQU 31B
                                                      CONTROL
                   CTL
0068
     00031
                                          11
                                                **
                         EQU 32B
                                                      STATUS
      00032
                   STS
0069
0070*
0071*
             PRETEST
         I.
              THE PRETEST IS USED TO VERIFY EXECUTION OF THE BASIC
0072*
              INSTRUCTIONS USED IN THE BOOT LOADERS. THE ASUMPTION IS
0073*
              MADE THAT THE JMP INSTRUCTION IS FUNCTIONAL AND WILL BE
0074*
             USED TO STOP EXECUTION. THE PRETEST IS NOT ENTENDED TO
0075*
              BE A COMPLETE CHECK OF THE CPU BUT ONLY THAT THE INSTRUCTIONS
0076*
              USED IN THE BOOT APE FUNCTIONAL SO THAT A BOOT LOAD MAY BE
0077*
              POSSIABLE.
0078*
0079*
0080 04000 000000
                   ZERO
                         NOP
                                        CONSTANT
                         OCT 4000
                                       REVISION LEVEL 4K VERSION
0081 04001 004000 REV
0083*
                          ENTRY POINT AFTER POWER UP SELFTEST SEQUENCE
     04002 024100
                                        MOVE TO START OF PRE-TEST
0084
                          OCT 24100
      04003 026514
                         JMP MTST+2
                                        START WITH MEMORY
0085
                                        POWER FAIL INTERRUPT SO STOP
      04004 026711
                         JMP IPF
0086
      04005 026652
                         JMP IPRTY
                                       PARITY ERROR INTERRUPT
0087
                         JMP ITEG
                                       TBG INTERRUPT
      04006 026460
0088
     04007 000000
                                        IGNORE INTERRUPT
                         NOP
0089
     04010 000000
0090
                         NOP
0091
                         REP 7
                                       ILLEGAL INTERRUPT LOCATIONS
0092
     04011 027470
                         JMP ILINT
0092 04012 027470
                         JMP ILINT
0092 04013 027470
                         JMP ILINT
                         JMP ILINT
0092 04014 027470
0092 04015 027470
                         JMP ILINT
0092 04016 027470
                        JMP ILINT
                         JMP ILINT
0092 04017 027470
```

PAGE 0005 #01 * HP 1000 L/20-SERIES PRETEST PAGE 0

0094			REP	48	I/0	INTERRUPTS
0095	04020	027317	JMP	IOINT		
0095	04021	027317	JMP	IOINT		
0095	04022	027317	JMP	IOINT		
0095	04023	027317	JMP	IOINT		
0095	04024	027317	JMP	IOINT		
0095	04025	027317	JMP	IOINT		
0095	04026	027317	JMP	IOINT		
0095	04027	027317	JMP	TOINT		
0095	04030	027317	JMP	IOINT		
0095	04031	027317	JMP	IOINT		
0095	04032	027317	JMP	IOINT		
0095	04033	027317	JMP	IOINT		
0095	04034	027317	JMP	IOINT		
0095	04035	027317	JMP	IOINT		
0095	04036	027317	JMP	IOINT		
0095	04037	027317	JMP	IOINT		
0095	04040	027317	JMP	TOINT		
0095	04041	027317	JMP	IOINT		
0095	04042	027317	JMP	IUINT		
0095	04043	027317	JMP	IOINT		
0095	04044	027317	JMP	IOINT		
0095	04045	027317	JMP	IOINT		
0095	04046	027317	JMP	IOINT		
0095	04047	027317	JMP	TOINT		
0095	04050	027317	JMP	IOINT		
0095	04051	027317	JMP	IDINT		
0095	04052	027317	JMP	IOINT		
0095	04053	027317	JMP	IOINT		
0095	04054	027317	JMP	IDINT		
0095	04055	027317	JMP	IOINT		
0095	04056	027317	JMP	IOINT		
0095	04057	027317	JMP	IOINT		
0095	04060	027317	JMP	TOINT		
0095	04061	027317	JMP	IOINT		
0095	04062	027317	JMP	IOINT		
0095	04063	027317	JMP	IOINT		
0095	04064	027317	JMP	IOINT		
0095	04065	027317	JMP	IOINT		
0095	04066	027317	JMP	IOINT		
0095		027317		IOINT		
0095	04070	027317	JMP	IOINT		
0095	04071	027317	JMP	TOINT		
0095	04072	027317	JMP	TOINT		
0095	04073	027317	JMP	IOINT		
0095	04074	027317	JMP	TOINT		
0095	04075	027317	JMP	IOINT		
0095	04076	027317	JMP	IOINT		
0095	04077	027317	JMP	IOINT		

0097*	THE FOLLOWING I	NSTRUCTIONS CHE	ECK THE CPU CHIP ONLY	
0098*				
0099		CLA, CCE, RSS	A=0000000 $B=XXXXXXX$ $E=1$ $O=X$ +SKP	
0100	04101 026101	JMP *	RSS FAILED	
0101	04102 006440	CLP, SEZ	A=000000 B=000000 E=1 O=X -SKP	
0102	04103 002102	CLE, SZA	A=000000 B=000000 E=0 O=X +SKP	
0103	04104 026104	JMP *	CCE-SEZ OR CLA-SZA FAILED	
0104	04105 003041	CMA, SEZ, RSS	A=177777 B=000000 E=0 O=X -SKP	
0105	04106 006202	CME, SZB	A=177777 $B=000000$ $E=1$ $O=X +SKP$	
0106	04107 026107	JMP *	CCE OR CLB-SZB FAILED	
0107	04110 007040	CMB, SEZ	A=177777 B=1777777 E=1 O=X -SKP	
0108	04111 006003	SZB,RSS	+SKP	
0109	04112 026112	JMP *	CME OR CMB FAILED	
0110	04113 050001	CPA B	-SKP	
0111	04114 002414	CLA, SLA, INA	A=000001 B=177777 E=1 O=X +SKP	
0112	04115 026115	JMP *	CMA-CPA B-SLA, INA FAILED	
0113	04116 002002	SZA	-SKP	
0114	04117 002020	SSA	+SKP	
0115	04120 026120	JMP *	INA OR SSA FAILED	
0116	04121 006400	CLB	A=000001 B=000000 E=1 O=X	
0117	04122 003420	CCA,SSA	A=177777 B=000000 -SKP	
0118	04123 002003	SZA,RSS	+SKP	
0119	04124 026124	JMP *	CCA-SSA OR SZA, RSS FAILED	
0120	04125 000010	SLA	-SKP	
0121	04126 002131	CLE, SSA, SLA, RS	SS A=177777 B=000000 E=0 O=X +SK	Ρ
0122	04127 026127	JMP *	SLA OR SSA, SLA, RSS FAILED	
0123	04130 102101	STO	A=177777 B=000000 E=0 O=1	
0124	04131 102201	SOC	-SKP	
0125	04132 102301	SOS	+SKP	
0126	04133 026133	JMP ★	STO-SOC-SOS FAILED	
0127	04134 103101	CLO	A=177777 B=000000 E=0 O=0	
0128	04135 102301	SOS	-SKP	
0129	04136 102201	SOC	+SKP	
0130	04137 026137	JMP *	CLO-SOS-SOC FAILED	

PAGE 0007 #01 * HP 1000 L/20-SERIES PRETEST PAGE 9

0132	04140	063573	LDA ALT1	A=125252	B=000000	E=0	0 = 0	
0133	04141	006003	SZB,RSS					
0134	04142	050001	CPA B	•				+SKP
0135	04143	026143	JMP *	CPA B OR	CLB-SZB, RS	S FAII	LED	
0136	04144	053573	CPA ALT1					-SKP
0137	04145	070001	STA B	A=125252	B=125252	E=0	0 = 0	
0138		063573	LDA ALT1					
0139		054000	CPB A					+SKP
0140		003401	CCA, RSS	A=177777	B=125252	E = 0	0 = 0	+SKP
0141		026151	JMP *	CPA-STA-C	PR FAILED			
0142		013572	AND ALTO	A=052525	B=125252	E=0	0 = 0	
0143		053572	CPA ALTO					-SKP
0144		002001	RSS					+SKP
0145		026155	JMP *	AND-CPA F	ATLED			
0146		013573	AND ALT1	A=000000	B=125252	E=0	0=0	
0147	-	002002	SZA	7-00000	,, = 1 L O L O L			+SKP
0148		026160	JMP *	AND FAILE	D			
0149		063544	LDA B24	A=000024	B=125252	E=0	0=0	
0149		033572	IOR ALTO	A=052525	B=125252	E=0	0=0	
0151	-	053572	CPA ALTO	A-032323	n=123232	E-0	0-0	-SKP
		003401	CCA, RSS	A=177777	B=125252	E=0	0=0	+SKP
0152			JMP *	XOR FILED		6-0	0-0	TONE
0153		026165	-		B=125252	E=0	0=0	
0154		023573	XOR ALT1	A=052525	5=125252	E-V	0-0	- CVD
0155		053572	CPA ALTO	1-22200	D-405050	r-0	0-0	-SKP
0156		002440	CLA, SEZ	A=000000	R=125252	E=0	0=0	+SKP
0157		026171	JMP *	IOR-XOR F		m 0	0-0	
0158		043573	ADA ALTI	A=125252	B=125252	尼=0	0=0	
0159		053573	CPA ALT1					-SKP
0160		002040	SEZ					+SKP
0161	-	026175	JMP *	CLA OR AD				
0162		043572	ADA ALTO	A=177777	B=125252	E = 0	0=0	
0163		102301	SOS					-SKP
0164	04200	003002	CMA,SZA	A=000000	B=125252	E = 0	0=0	+SKP
0165	04201	026201	JMP *	ADA FATLE	D			
0166	04202	003440	CCA, SEZ	A=177777	B=125252	E = 0	0=0	+SKP
0167	04203	026203	JMP *	ADA FAILE	D			
0168	04204	043567	ADA M1	A=177776	B=125252	E=1	0 = 0	
0169	04205	053570	CPA M2					-SKP
0170	04206	002041	SEZ, PSS					+SKP
0171	04207	026207	JMP *	ADA FAILE	D			
0172		102301	S0\$					-SKP
0173	04211	002101	CLE, RSS	A=177776	B=125252	E = 0	0 = 0	+SKP
0174		026212	JMP *	ADA FATLE	Đ			
0175		034000	ISZ A	A=177777	B=125252	E=0	0 = 0	-SKP
0176		034000	ISZ A	A=000000	R=125252	E = 0	0=0	+SKP
0177		026215	JMP *	ISZ FAILE				
					-			

```
E=0
                                                                   0=0
0179 04216 063566
                           LDA B100K
                                         A=100000
                                                   B=125252
                                         A=077777
                                                   B=125252
                                                              E=1
                                                                   0 = 1
0180 04217 043567
                           ADA M1
                                                                        -SKP
0181
      04220 102201
                           SOC
                                                              E=0
                                         A=077777
                                                   B=125252
                                                                   0=1
                                                                        +SKP
      04221 002141
                           SEZ, CLE, RSS
0182
0183
      04222 026222
                           JMP *
                                         ADA FAILED
                                         A=077777 R=125252
                                                              E = 0
                                                                   0 = 0
0184
      04223 103101
                          CLO
                                         A = 100000
                                                   B=125252
                                                              E=0
                                                                  0 = 1
0185
      04224 002004
                          TNA
                          CPA B100K
                                                                        -SKP
     04225 053566
0186
      04226 002040
                          SEZ
                                                                        +SKP
0187
                          JMP *
     04227 026227
                                         ADA FAILED
0188
                                         A=125252 B=125252
                                                              E=0 0=1
     04230 060001
                          LDA B
0189
                                                                        -SKP
0190
     04231 053573
                          CPA ALT1
                                                                        +SKP
                                         A=125252 B=125252 E=0
                                                                  0=0
0191 04232 103301
                          SOS C
                                         B-PEG. WAS MODIFIED
0192 04233 026233
                          JMP *
          THE FOLLOWING SEQUENCE IS USED TO CHECK
0194*
          JSB, JMP X,I, AND STA X,I
0195*
0196*
                                         GET RETURN IN B-REG.
     04234 062255
                           LDA PTJPR
0197
                                         CHANGE HANDS
     04235 064000
0198
                           LDB A
      04236 014000
                           JSB 0
0199
                                         JSB FATLED
      04237 026237
0200
                           JMP *
                                         CORRECT RETURN ADDRESS?
      04240 052254
                    PTRTO CPA PTDF1
0201
     04241 002301
                           CCE, RSS
                                         YES
0202
                           JMP *
                                         NO
0203
     04242 026242
                                         SET PAGE ADDRESS
0204
     04243 062253
                           LDA PTDFO
                                         PUT IT IN B-REG. INDIRECTLY
0205
     04244 173533
                           STA B1, I
     04245 050001
                           CPA B
0206
                           LDA PTDFO, I
     04246 162253
0207
     04247 006004
                           INB
0208
                                         INDIRECT OK?
      04250 052256
                           CPA PTJMP
0209
                           JMP 0
                                         YES EXECUTE B-REG.
0210
      04251 024000
      04252 026252
                           JMP *
0211
      04253 000256
0212
                    PTDF0 DEF *+3-P0
0213
      04254 000237
                    PTDF1 DEF PTRT0-P0-1
0214
      04255 026240
                    PTJPR JMP PTRTO
0215 04256 124001
                    PIJMP JMP 1.I
```

PAGE 0009 #01 # HP 1000 L/20-SERIES PRETEST PAGE 0

0217	04257	063574	LDA SRGP	B-REG.	8	A-REG.
0218	04260	064000	LDB A	100010010010	0111 1	
0219	04261	063575	LDA SRGP	2	1	1001100000100000
0220	04262	005025	BLS, ERB	110010010010	0111 (1
0221	04263	005661	ELB, CLE,	BRS 110010010010	0111 (
0222	04264	001124	ARS, ALR		(0001100000100000
0223	04265	005026	BLS, ELB	010010010010	0111 (•
0224	04266	005523	ERB, RBP	010010010010	0111 (•
0225	04267	001720	ALF, ALS		(1000010000000010
0226	04270	005124	BRS, BLR	010010010010	0110 (1
0227	04271	001330	RAR, SLA,	ALS	(0000010000000010
0228	04272	005221	RBL, BRS	110010010010	0110 (ı
0229	04273	002300	CCE		1	
0230	04274	001726	ALF, ELA		C	1000000001000001
0231	04275	001522	ERA, RAL		1	1000000001000000
0232		005427	BLR, BLF	001001001100	0001 1	
0233	04277	001122	ARS, RAL		1	1000000001000001
0234		005220	RBL, BLS	000100110000	0100 1	
0235	04301	001135	ARS, SLA,	ERA	C	1110000000010000
0236		026302	JMP *	SLA FAILED		
0237		001623	ELA, RAR		1	0110000000010000
0238	04304	005327	RBR, BLF	100110000010	0000	
0239	04305	002040	SEZ	CHECK E-REG.		
0240		001460	ALR, CLE,	LS		0000000001000000
0241	04307	053576	CPA SRGP	3		
0242	04310	102201	SOC			
0243		026311	JMP *	SRG INST A-RI	₹G.	
0244	04312	060001	LDA B	CHANGE HANDS		
0245	04313	053575	CPA SRGP	?		
0246	04314	006640	CLB, SEZ,	ME		
0247	04315	026315	JMP *	SRG INST B-RE	EG.	

PAGE 0010 #01 * HP 1000 L/20-SERIES PRETEST PAGE 0

0249	04316	102101	STO		START WITH	O SET		
0250	04317	063600	LDA	BEAUS	SET B=1302	272		
0251	04320	064000	LUB	A	AND			
0252	04321	063577	LDA	AEAUS	A=0763	310	E=1	
0253	04322	101021	ASR	1	A=037144	B=154135	E=1	0 = 0
0254		102301	505					
0255		100117	RRL	15	A=066056	B=117462	E=1	0=0
0256		100022	ASL		A=130270	B=176311	E=1	0 = 1
0257		102201	SOC					
0258		101100	RRR	16	A=176311	B=130270		
0259		100041	LSL		A=174622	B=060561		
0260		101025	ASR		A=107714	B=001413		0 = 0
0261		053601		ASR.0		IMINARY RES	SULTS	
0262		102201	SOC					
0263		026334	JMP	*	EAU SHIFT	FAILED		
0264		101040	LSR		A=01413	B=0		
0265		006002	SZB			NAS CLEAREI	5	
0266		026337	JMP	*		J SHIFT FA		
0267		102101	STO	•	- N.D. 1 D.			
0268		100020	ASL	16	A = 0	B=001413		
0269		102301	SOS	10	, - 0			
		100026	ASL	6	A = 0	B=041300		
0270		102201	SOC	O .	A=\(\)	13-011300		
0271		101100	RRR	16	A=041300	B=0		
0272				ASR.1	FINAL OK?	,,=0		
0273		053602		WOW T	ETAME ON!			
0274		006002	SZB	•	NO CAU CH	IFT FAILED		
0275		026350	JMP	т В76К	A=076000	P=XXXXXX	E = X	0=X
0276		063565		DION	M=078000		E-A	0=1
0277		102101	STO	D C 44 2	A=154000	B=003120	E=X	0=0
0278		100200		B6412	A=154000	5-003120	£ - Y	U-V
0279		102201	SOC		O HAC NOT	CLEAPED B	v 4Dv	
0280		026356	JMP				I MPI	
0281		100400		ALT1	A=166416	B=020264 B=002046		
0282		100200		MU2	A=156224			
0283		100400		B7777	A=041161	B=007405		
0284		100101	RPL		A=102342	B=017012		
0285		100200		ALTO	A=024412	B=15336		
0286		100400		B76K	A=125507	B=142412		
0287		100200		ALT1	A=161446	B=016075	0-1	
0288		102101	STO	D. (4	1-406760	n-006606	0=1	
0289		100400		DV4	A=126760	B=006606		
0290		053605		RESUA	RESULT IN	A		
0291		102201	SOC		0=0			
0292		026401	JMP		MPY OR DI			
0293		101100	RRR		CHANGE HA			
0294		053606		RESUB	PESULT IN	В		
0295		026406		*+2				
0296		026405	JMP		MPY OR DI			
0297		100400	DIA	B1	TRY OVER	FLOW		
0298		102301	SOS		WAS IT ?			
0299		026411	JWD		NO			
0300		100400		ZERO		TO SET OVE	R FLO	W
0301		102301	SOS		WAS IT ?			
0302	04415	026415	JMP	*	NO			

A-11

0304*	BASIC I/O ON	CPU BOARD	
0305*			
0306	04416 106705	CLC 5	TURN OF PARITY SYSTEM
0307	04417 002404	CLA, INA	INDICAT (IF POSSIABLE) IN IO TEST
0308	04420 102601	OTA CPUST	
0309	04421 063572	LDA ALTO	CHECK OT* AND LI*
0310	04422 064000	LDB A	CHANGE HANDS
0311	04423 063573	LDA ALT1	AND VIOLATION - PARITY REGISTERS
0312	04424 102605	OTA 5	
0313	04425 107607	OTB 7,C	
0314	04426 002400	CLA	
0315	04427 103507	LIA 7,C	
0316	04430 106505	LIB 5	
0317	04431 020001	XOR B	
0318	04432 003000	CMA	
0319	04433 001665	ELA, CLF, ERA	
0320	04434 002002	SZA	SHOULD COME OUT ZERO
0321	04435 027466	JMP PROER	OT* LI* FAILED (OR REGISTER 5.7)
0322	04436 102300	SFS 0	CHECK INTERRUPT FF
0323	04437 102200	SFC 0	
0324	04440 027466	JMP PROEP	INTERRUPT FF ERROR
0325	04441 102202	SFC 2	CHECK GLOBAL REG.
0326	04442 102302	SFS 2	SHOULD BE OFF (FLAG SET)
0327	04443 027466	JMP PROER	GLOBAL REG. ERROR
0328	04444 107706	CLC 6,C	INSURE TBG IS OFF
0329	04445 102100	STF 0	TURN ON INTERRUPTS
0330	04446 102200	SFC 0	CHECK IT
0331	04447 102300	SFS 0	
0332	04450 027466	JMP PROER	INTERRUPTS NOT ON

	0.4.5.4	406504			
0334		106501		LIB CPUST	SAVE TBG MASK BIT
0335		102600		OTA 0	CLEAR INTERRUPT MASK
0336		102604		OTA 4	CLEAR INTERRUPT REGISTER
0337		103706		STC 6,C	TRY TIME BASE TIC
0338		002006		INA,SZA	NOW WAIT FOR TIC
	04456	026455		JMP *-1	
0340	04457	027466		JMP PROER	LONG ENOUGH NOW ERROR
0341*					
0342	04460	103100 IT	BG	CLF 0	TURN OF INTERRUPTS
0343	04461	107706		CLC 6,C	TURN OFF TIC
0344	04462	102504		LIA 4	CHECK CENTRAL INTERRUPT
0345	04463	053540		CPA B6	WAS IT THE TBG?
0346	04464	102206		SFC 6	FLAG SHOULD STAY CLEAR
0347	04465	027466		JMP PROER	NOT SO ERROR (OR CIR NOT = 6)
0348	04466	102501		LIA CPUST	
0349	04467	002020		SSA	DID IT STAY CLEAR?
0350		027466		JMP PROER	NO PROCESSOR ERROR
0351		063534		LDA B2	NOW SET MASK BIT
		102600		OTA O	
0353		102501		LIA CPUST	GET MASK BIT
	04474	002021		SSA, RSS	DID IT SET
0355		027466		JMP PROER	NO THEN FRROR
0356		002400		CLA	NOW RESTORE MASK BIT
0357		006021		SSB,RSS	
0358		102600		OTA 0	IT WAS ORIGINALLY CLEAR
0359		102501		LIA CPUST	CHECK TO SKIP MEMORY AND I/O TESTS
0360		001727		ALF, ALF	The same of the sa
0361		013542		AND B17	
0362		053540		CPA B6	GO STRAIGHT TO VCP?
0363		002001		RSS	SO STRATERY VO VCL.
0364		026512		JMP MTST	NO DO IT ALL
0365		002400		CLA	NO NO II RUU
	-	102603		OTA 3	CLEAR PREGISTER
0367		027757		JMP DONE	GO TO VCP SECTION
7301	0.4211	921131		OWS DOME	AD TO ACE DECTION

```
START MEMORY ACCESS FOR FIRST TIME
0369*
          CLEAR MEMORY IF IT WAS LOST DURING POWER DOWN
0370*
          AND CHECK MEMORY BUT DON'T DESTROY ANY DATA IF NOT LOST
0371*
0372*
     04512 102501
                    MIST LIA CPUST
                                         GET CPU STATUS
0373
                                         SAVE VCP TEST FLAG
0374
      04513 001600
                           ELA
                                         WAS MEMORY SAVED ANYWAY
      04514 002020
0375
                           SSA
      04515 002300
                           CCE
                                         YES
0376
                                         TURN OFF THE WORLD
                           CLC 4
      04516 106704
0377
                                         INDICATE IN MEMORY TEST
                           LDA B2
      04517 063534
0378
      04520 102601
                           OTA CPUST
0379
0380*
          ENABLE BREAK MODE DURING PRETEST
0381*
0382*
                                         ASSIGN BREAK ADDRESS TO I/O
     04521 063532
                           LDA VCPD
0383
                                         INCASE BREAK IS ENTERED
0384
     04522 103603
                           OTA 3,C
                                         NOW VERIFY THE OUTPUT
0385
      04523 006400
                           CLB
                                         GET IT BACK
                           LIB 3,C
0386
      04524 107503
                                         IF NOTHING THEN OK
0387
      04525 006002
                           SZB
                                         DO THEY AGREE
      04526 050001
                           CPA B
0388
      04527 026532
                           JMP *+3
0389
     04530 063537
                           LDA B5
                                         ERROR SO REPORT IT
0390
0391
      04531 027476
                           JMP IOER
0392
     04532 062537
                           LDA POJPO
                                         GET RETURN AFTER REENABLE
0393
     04533 064000
                           LDB A
                           LDA POCL2
                                         GET REENABLE
0394
     04534 062540
                           STC 2
     04535 102702
                                         DISABLE ROMS
0395
                           JMP 0
                                         NOW EXECUTE REENABLE
0396
      04536 024000
0397*
0398
     04537 026541
                    POJPO JMP POCOO
      04540 106702 POCL2 CLC 2
0399
0400*
                    POCOO CLB
                                         CLEAR PARITY ADDRESS
0401
      04541 006400
                                         IT'S SAVED IN MP REG.
0402
     04542 107607
                           OTB 7,C
                                         SET STARTING ADDRESS
     04543 063534
                           LDA B2
0403
                                         INDICATE FIRST TIME NO ERRORS
0404
     04544 103101
                    MTSTO CLO
                                         TURN ON PARITY DETECTION INTERRUPT
0405
     04545 102705
                           STC 5
                                         IF MEMORY WAS LOST SKIP LOADING DATA
     04546 006440
                           CLB, SEZ
0406
                                         GET CURRENT CONTENTS
      04547 164000
                           LDB A.I
0407
                                         COMPLEMENT THE DATA
0408
     04550 007000
                           CMB
                                         PUT IT BACK IN THE LOCATION
     04551 174000
                           STB A, I
0409
     04552 154000
                           CPB A,I
                                         DID IT STORE?
0410
                                         YES - COMPLEMENT DATA BACK
      04553 007001
                           CMB, RSS
0411
                                         NO - REPORT ERROR
      04554 026560
                           JMP MISTE
0412
                                         RESTORE ORIGINAL DATA
0413
      04555 174000
                           STB A,I
      04556 154000
                           CPB A, I
                                         DID IT RESTORE?
0414
                                         YES - MOVE TO NEXT ADDRESS
                           JMP MTST1
0415
     04557 026700
```

*

```
0417*
          MEMORY ERROR ROUTINE
0418*
0419
      04560 106705
                     MISTE CLC 5
                                          TURN OFF PARITY INTERRUPTS
      04561 102200
                           SFC 0
0420
                                          CHECK IF MAPPED
      04562 102711
                           STC 11B
                                          YES TURN THEM BACK ON
0421
      04563 026564
0422
                           JMP *+1
0423
      04564 164000
                           LDB A,I
                                          GET MEMORY DATA
0424
      04565 106711
                           CLC 11B
                                          TURN OFF MAPS
0425
      04566 102301
                           SOS
                                          IF PARITY ERROR THEN FAILURE
      04567 007002
0426
                           CMB, SZB
                                          CHECK IF END OF MEMORY
0427
      04570 026576
                           JMP *+6
                                          NOT SO ERROR
0428
      04571 070001
                           STA B
                                          SAVE ORIGINAL ADDRESS
0429
      04572 013560
                           AND B1777
                                          MASK UPPER PAGE BITS
0430
      04573 002003
                           SZA, RSS
                                          WAS IT ON PAGE BOUNDRY?
      04574 027002
0431
                           JMP MTST3
                                          YES - ASSUME END OF MEMORY
      04575 060001
                                          NO - RESTOR ORIGINAL ADDRESS
0432
                           LDA B
0433
      04576 102200
                           SFC 0
                                          CHECK IF IN EXTENDED MEMORY
0434
      04577 026642
                           JMP EMERR
                                          YES REPORT IT AS SUCH
0435
      04600 070001
                           STA B
                                          PUT ADDRESS IN B REG
                                          START WITH ALTERNATING PATTERN
0436
      04601 063572
                           LDA ALTO
      04602 101100
0437
                           RRR 16
                                          SWAP A & B
0438
      04603 174000
                                          STORE TEST PATTERN
                           STB A,I
      04604 164000
                                          GET IT BACK
0439
                           LDB A,I
      04605 101100
0440
                           RRR 16
                                          SWAP A & B
      04606 023572
0441
                           XOR ALTO
                                          ELIMINATE GOOD BITS
0442
      04607 002002
                                          WAS THERE ANY BAD BITS?
                           SZA
0443
      04610 026617
                           JMP *+7
                                          YES - DISPLAY IT
0444
      04611 063573
                           LDA ALT1
                                          USE OPPSITE PATTERN
                           RRR 16
                                          SWAP A & B
0445
      04612 101100
0446
      04613 174000
                                          STORE TEST PATTERN
                           STB A,I
      04614 164000
0447
                                          GET IT BACK
                           LDB A,J
      04615 101100
0448
                           RRR 16
                                          SWAP A & B
0449
      04616 023573
                           XOR ALT1
                                          ELIMINATE GOOD DATA
0450
      04617 103101
                                          SET FOR UPPET LOWER ADDRESS
                           CLO
0451
      04620 005200
                           RBL
                                          SAVE UPPER/LOWER 16K BIT
0452
      04621 006020
                           SSB
0453
      04622 102101
                           STO
                                          UPPER HALF
      04623 101100
0454
                           RRP 16
                                          SWAP A & B
      04624 002401
0455
                           CLA, RSS
                                          START WITH BIT 0
      04625 002004
                                          COUNT FOR BIT POSITION
0456
                           INA
      04626 053543
0457
                           CPA B20
                                          END OF BIT CHECK
                           JMP *+6
      04627 026635
0458
                                          YES - MUST BE PARITY
0459
      04630 004075
                                          NO CHECK FOR BIT AND ROTATE REGISTER
                           CLE, SLB, ERB
      04631 026633
0460
                           JMP *+2
                                          BAD BIT SO DISPLAY IT
      04632 026625
                           JMP *-5
                                          NO SO TRY NEXT BIT
0461
0462
      04633 006002
                           SZB
                                          CHECK IF MULTI BIT ERROR
0463
      04634 033543
                           IOR B20
                                          YES
0464
      04635 102201
                           SOC
                                          CHECK FOR UPPER LOWER
0465
      04636 033546
                           IOR BIT5
                                          IT'S UPPER
0466
      04637 001727
                           ALF, ALF
                                          PUT DATA IN UPPER HALF
0467
      04640 033534
                           TOR B2
                                          INDICATE MEMORY ERROR
0468
      04641 027500
                           JMP DSPLY
                                          DISPLAY THE ERROR
```

```
EXTENDED MEMORY ERROR DISPLAY
0470*
0471*
                                        GET 16K BLOCK ADDRESS
     04642 064137 EMERR LDB 137B
0472
      04643 060001
                          LDA B
0473
                                        DIVIDE BY 16
0474
      04644 001121
                          ARS, ARS
                          ARS, ARS
0475
      04645 001121
                                        MASK OFF UPPER BITS
                          AND B37
0476
      04646 013545
                                        PUT IT IN UPPER HALF
      04647 001727
                          ALF, ALF
0477
                          IOR B6
                                        ADD EXTENDED MEMORY SECTION
     04650 033540
0478
                          JMP DSPLY
                                        GO DISPLAY IT
0479 04651 027500
0480*
          PARITY INTERRUPT ROUTINE
0481*
          A SOFT ERROR WILL NO CAUSE CPU TO STOP
0482*
0483*
                                         TURN OFF PARITY DETECTION
     04652 106705
                   IPRTY CLC 5
0484
                                         PARITY TEST?
     04653 002020
                          SSA
0485
                                        YES END OF MEMORY TEST
     04654 027014
                          JMP MTST4
0486
                                         WAS THERE A PREVIOUS ERROR
     04655 102201
                          SOC
0487
     04656 026560
                          JMP MISTE
                                         YES REPORT FAILURE
0488
                                         INDICATE PARITY ERROR
     04657 102101
0489
                          STO
                                         WAS THERE A PREVIOUS ADDRESS
                          LIB 7,C
0490
     04660 107507
                                         ??
0491
     04661 006002
                          SZB
                                         YES PREVIOUS ADDRESS SKIF UPDATE
     04662 026671
                          JMP *+7
0492
                                         IS THIS EXTENDED
     04663 102300
                          SES 0
0493
     04664 026670
                          JMP *+4
                                         NO
0494
                                        YES GET BLOCK ADDRESS
     04665 064137
                          LDR 1378
0495
     04666 107607
                          OTB 7,C
                                         UPDATE ERROR
0496
     04667 025671
                          JMP *+2
0497
                                        NO SO SAVE THIS ONE
     04670 103607
                          OTA 7,C
0498
                                        CHECK IF MAPS WERE ON
0499
      04671 102200
                          SEC 0
                                        YES THEN RESTOR THEM
0500
      04672 102711
                          STC 118
                                         AND TURN THEM ON
      04673 026674
                          JMP *+1
0501
0502
                                         CLEAR DATA
      04674 006400
                          CLB
                                          AND PESTART CONDITION
      04675 074004
                          STB 4
0503
      04676 174000
                          STB A,I
                                         WRITE GOOD PARITY
0504
      04677 026545
                          JMP MTST0+1
                                       TRY IT AGAIN
0505
```

0507	04700 102204	MTST1	SEC 4	IS POWER GOING DOWN?
0508	04701 026715		JMP MTS	ST2 NO
0509	04702 002400		CLA	CLEAR INCASE NO RESPONSE TO I/O
0510	04703 103507		LIA 7,0	YES CHECK IF THERE
0511	04704 002003		SZA, RSS	
0512	04705 026710		JMP *+3	3 NO
0513	04706 102105		STF 5	YES - CHANGE PARITY SENSE
0514	04707 174000		STB A,1	I WRITE AN ERROR
0515	04710 103105			
0516	04710 103105 04711 102304 04712 026711	IPF	SFS 4	WAIT FOR POWER TO GO DOWN
0517	04712 026711 04713 107700		JMP *-1	
0518			CLC 0,0	TURN OFF MACHINE
0519	04714 024002		JMP 2	DIDN'T GO ALL THE WAY SO RESTART
0520	04715 034000			
0521	04716 064000		LDB A	SAVE ADDRESS
0522	04717 002021		SSA, RSS	S END OF MEMORY TEST?
0523	04720 026544		JMP MTS	STO NO
0524	04721 102200		SFC 0	CHECK IF MAPPED
0525	04722 026766		JMP MTS	STM YES
	04723 064137		LDB 13'	7B SAVE MAP REGISTER
0527	04724 002400		CLA	SET MAP TO POINT TO SAME PAGE
0528	04725 070137		STA 13	7 B
0529	04726 063557		LDA B1	776 GET UPPER ADDRESS
0530	04727 033565		TOR B7	5 K
0531	04730 102711		STC 111	B ENABLE MAPS
0532	04731 026732		JMP *+	TUPN THEM ON
0533	04732 174000		STB A,	I SAVE MAP
0534	04733 002004		INA	
0535	04734 106713		CLC 131	TEMP DISABLE MAPS
0536	04735 067777		LDB PO	.CT
0537	04736 007000		CMB	
0538	04737 102713			B REENABLE
0539	04740 174000		STB A,	
0540	04741 106713		CLC 131	В
0541	04742 063557		LDA B1	
0542	04743 033565		IOR B7	
0543	04744 057777		CPB PO	.CT DID IT GO INTO BASE PAGE?
0544	04745 013560			YES THEN USE BASE PAGE THERE ARE MAPS
0545	04746 164000		LDB A,	
0546	04747 074137		STB 13	7в
	04750 006400		CLB	
0548	04751 053557		CPA B1	
0549	04752 026754		JMP *+	
0550	04753 027002		JMP MT	
0551	04754 102100		STF 0	YES - THEN INDICATE MAPS TEST
0552	04755 063540		LDA B6	INDICATE EXTENDED MEMORY TEST
0553	04756 102601		OTA CP	
0554	04757 064137		LDB 13	
0555	04760 077776		STB PO	
0556	04761 063546		LUA B4	
0557	04762 070137		STA 13	
0558	04763 063565		LDA B7	
0559	04764 102713		STC 13	
0560	04765 026544		JMP MT	ST0 A-17
				A-1 /

0562	04766	106711	MTSTM	CLC	11B	
0563	04767	106713		CLC	13B	DISABLE MAPPING
0564	04770	064137		LDB	1378	CHECK IF END OF MEMORY
0565	04771	034137		ISZ	137B	MOVE TO NEXT BLOCK
0566	04772	060001		LDA	В	
0567	04773	006400		CLB		
0568	04774	053553		CPA	B377	IS IT?
0569	04775			JMP	MTST3	YES
0570	04776			LDA	B76K	NO - DO NEXT ONE
0571	04777	102711		STC	11B	RE-ENABLE MAPPING
0572	05000	102713			13B	
0573	05001	026544		JMP	MTSTO	
0574*				_		
0575	05002	060001	MTST3	LDA	8	NOW TEST PARITY DETECTION
0576	05003	033566		TOR	B100K	
0577	05004	064002		LDB	2	GET DATA
0578	05005	102105		STF	5	CHANGE PARITY SENSE
0579	05006	074002		STB		ESTABLISH BAD PARITY
0580	05007	103105		CLF	5	REVERSE SENSE
0581	05010	102705		STC	5	FNABLE PARITY
0582	05011	064002		LDB	2	READ BAD PARITY
0583	05012			LDA	B2	INTERRUPT SHOULD OCCUR
0584		026560		JMP	MISTE	IT DIDN'T SO ERROR

PAGE 0018 #01 * HP 1000 L/20-SERIFS PRETEST PAGE 0

0586	05014	074002	MTST4		RESTORE GOOD PARITY TO LOCATION 2
0587	05015	102200		SFC 0	
0588	05016	063566		LDA B100K	SET P=77777 Save mem lost flag
0589	05017	005600		ELB .	SAVE MEM LOST FLAG
0590	05020	043567		ADA M1	BACK ADDRESS UP ONE
0591	05021	005500		ERB	
0592	05022	001665		ELA, CLE, ER.	CLEAR BIT 15
0593	05023	107507		LIB 7,C	GET PARITY ADDRESS
0594	05024	006002		SZB	GET PARITY ADDRESS SET MEMLOST IF PARITY ERROR AND DISPLAY THE PARITY ADDRESS
0595	05025	002101		CLE, RSS	AND DISPLAY THE PARITY ADDRESS
0596	05026	064000		LDB A	OTHERWISE DISPLAY MEMORY SIZE
0597	05027	106603		OTB 3	
0598	05030	006400		CLB	CLEAT MP REG
0599	05031	107607		OTB 7,C	
0600	05032	102300		SFS 0	CHECK FOR MAPS
0601	05033	027042		JMP MTST5	NO MAPS
0602	05034	064137		LDB 137B	
0603	05035	060001		LDA B	
0604	05036	103607		OTA 7,C	
0605	05037	067776		LDB PO.T3	RESTOR MAP REGISTER
0606	05040	074137		STB 1378	
0607	05041	002400		CLA	
0608	05042	103100	MTST5	CLF 0	RESET THINGS
0609	05043	102704		STC 4	REENABLE ALSO
0610	05044	013565		AND B76K	SAVE PAGE
0611	05045	070001		STA B	
0612	05046	033532		TOR VCPD	SET VCP ADDRESS
0613	05047	103603		OTA 3,C	FOR BREAK
0614	05050	060001		LDA B	
0615	05051	033053		IOR *+2	PUT SELF ON PAGE
0616	05052	124000		JMP A,I	
0617	05053	001054		DEF *+1-P0	
0618	05054	063531		LDA IOLP	SET POINTER FOR I/O TABLE
0619	05055	030001		TOR B	ADD PAGE
0620	05056	073773		STA PO.TO	
0621	05057	002004		INA	
0622	05060	073774		STA PO.T1	SAVE PAGE ADDRESS
0623	05061	103507		LIA 7,C	GET MEMORY SIZE
0624	05062	107607		OTB 7,C	SAVE PAGE ADDRESS
0625	05063	003006			A DECREMENT BLOCK
0626	05064	003000		CMA	
0627	05065	001727		ALF, ALF	PUT IN UPPER PORTION
0628	05066	001323		RAR, RAR	
0629	05067	073772		STA PO.A	OF A REGISTER
0630	05070	104200		DLD REV	SET REVISION
0631	05072	073771		STA PO.B	IN B REGISTER

PAGE 0019 #01 * HP 1000 L/20-SERIES PRETEST PAGE 0

```
START OF 1-0 INTERFACE CHIP TESTS
0633*
0634*
0635*
          USE DIAG. MODE 1 TO BUILD A SELECT CODE TABLE
0636*
0637
      05073 063535
                           LDA B3
                                          INDICATE IN IO INTERFACES
0638
      05074 102601
                           OTA CPUST
                                          INSURE GLOBAL REGISTER IS OFF
0639
      05075 102102
                           STF 2
      05076 002404
                                          SET TEST MODE 1 (PROIRIETY RESPONSE)
0640
                           CLA, INA
      05077 102602
                                          GIVE MODE TO CHIPS
0641
                           OTA 2
                                          INCASE OF NO RESPONSE
      05100 002400
0642
                     1050
                           CLA
                           ISZ PO.TO
      05101 037773
0643
      05102 067773
                                          GET TABLE POINTER
0644
                           LDB PO.TO
0645
      05103 170001
                           STA B, I
                                          SET END OF TABLE
0646
      05104 102502
                           LIA 2
                                          GET SELECT CODE
      05105 002003
0647
                           SZA, RSS
                                          ANY SELECT CODE
                                          NO END-OF-IO CHIPS
0648
      05106 027134
                           JMP IONO
0649
      05107 013547
                                          YES - USE SELECT CODE ONLY
                           AND SCM
                                          PUT IT IN TABLE
0650
      05110 170001
                           STA B, J
0651
      05111 001665
                           ELA, CLE, ERA
                                          SUBTRACT 20B
0652
      05112 043571
                           ADA M20
      05113 002020
                           SSA
                                          IS IT A VALID SELECT CODE?
0653
      05114 027132
                                          NO - INDICATE ERROR 4 ON LEDS
0654
                           JMP IOE4
0655
      05115 067774
                           LDB PO.T1
                                          CHECK FOR DUPLICATE SELECT CODES
0656
      05116 060001
                           LDA B
0657
      05117 064000
                    TOL 1
                           LDB A
                                          CHANGE HANDS
      05120 057773
                           CPB PO.TO
0658
                                          END OF TABLE?
      05121 027100
                                          YES MOVE TO NEXT IO CHIP
0659
                           JMP IOLO
      05122 164000
                                          GET SC FROM TABLE
0660
                           LDB A.I
      05123 005665
                           ELB, CLE, FRB
0661
      05124 157773
                                          IS IT THE SAME AS THE NEW SC?
0662
                           CPR PO.TO,I
      05125 027130
0663
                           JMP *+3
                                          YES - DUPLICATE SELECT CODES ERROR 3
0664
      05126 002004
                           INA
                           JMP IOL1
0665
      05127 027117
                                          NO DO NEXT ENTRY
0666*
0667
      05130 063535
                           LDA B3
                           JMP TOER
      05131 027476
0668
0669
      05132 063536
                    TOE4
                           LDA B4
0670
      05133 027476
                           JMP IOER
```

PAGE 0020 #01 # HP 1000 L/20-SERIES PRETEST PAGE 0

0672*	CHECK IF ANY	SELECT CODES DID	NOT RESPOND TO MODE 1
0673*	IF THEY DIDN'	T PRIORITY CHAIN	IS BROKEN
0674*			
0675	05134 102102 TO	NO STF 2	INSURE GLOBAL REGISTER IS OFF
0676	05135 002400	CLA	TURN OFF DIAGNOSE MODE
0677	05136 102602	OTA 2	
0678	05137 063542	LDA B17	START WITH FIRST SELECT CODE -1
0679	05140 073777	STA PO.CT	
0680	05141 037777 TOT		MOVE TO NEXT SC
0681	05142 067774	LDR PO.T1	CHECK IF IN TABLE
0682	05143 060001	LDA B	CHANGE HANDS
	05144 164000 IOI	L3 LDB A,I	GET SC FROM TABLE
0684	05145 006003	SZB,RSS	END OF TABLE?
0685	05146 027154	JMP ION1	YES
0686	05147 005665	ELB,CLE,ERB	
0687	05150 057777	CPB PO.CT	NO IS SC IN TABLE?
0688	05151 027141	JMP TOL2	YES
	05152 002004	TNA	
0690	05153 027144		NO MOVE TO NEXT ENTRY
0691	05154 067777 TO	N1 LDB PO.CT	GET SC
	05155 060001	LDA B	CHANGE HANDS
	05156 053551	CPA B100	END OF SC'S
	05157 027167	JMP ION2	YES
	05160 102602	OTA 2	NO TRY IT
	05161 002400	CLA	
	05162 102502	LIA 2	
	05163 002003	•	DID IT COME BACK?
	05164 027141	JMP IOL2	NO MOVE TO NEXT ONE
	05165 063534		YES - INDICATE ERROR 2
0701	05166 027476	JMP IOFR	

0703*	CHECK INDIVIDUAL	L I/O CHIPS	
0704*			
0705	05167 167774 FON2	LDB PO.T1,I	START IO CHECK WITH FIRST ENTRY
0706	05170 002400	CLA	
0707	05171 006003	SZB,RSS	WERE THERE ANY ENTRIES?
0708	05172 027476	JMP IOER	NO IO CHIPS PRESENT ERROR O
0709	05173 067774	LDB PO.T1	GET SC TABLE POINTER
0710	05174 077773	STB PO.TO	SET POINTER
0711	05175 167773 TOL4	LDB PO.TO,I	GET SELECT CODE
0712	05176 006103	CLE, SZB, RSS	END OF TABLE?
0713	05177 027354	JMP TON3	YES CKECK FOR BREAK ENABLE
0714	05200 005623	ELB, RBR	SAVE SELF TEST FLAG
0715	05201 107602	OTB 2,C	SET THE GLOBAL REGISTER AND ENABLE IT
0716	05202 002400	CLA	CLEAR INCASE NO RESPONSE
0717	05203 102502	LIA 2	GET GLOBAL REG.
0718	05204 050001	CPA B	DID IT COME BACK?
0719	05205 002001	RSS	
0720	05206 027474	JMP IOESC	NO DISPLAY SELECT CODE WITH ERROR
0721	05207 002041	SEZ,RSS	DOES THIS INTERFACE HAVE SELFTEST?
0722	05210 027225	JMP IONZA	NO - THEN DONT WAIT
0723	05211 063571	LDA M20	YES THEN WAIT 10 SECONDS FOR SELF TEST
0724	05212 102230	SEC DR	
0725	05213 027221	JMP *+6	
0726	05214 034001	ISZ B	
0727	05215 027212	JMP *-3	
0728	05216 034000	ISZ A	
0729	05217 027212	JMP *-5	
0730	05220 027474	JMP IOESC	TIME OUT SO FRROR
0731	05221 103530	LIA DR,C	GET SELF TEST STATUS AND CLEAR THE FLAG
	05222 002020	SSA	WAS IT GOOD?
	05223 000010	SLA	
0734	05224 027474	JMP IOESC	NO SO ERROR

0736	05225 063572			USE ALTERNATING PATTERN
0737	05226 102623	OTA	23B	TO CHECK I/O CHIP BUS UPPER
0738	05227 001300	RAR		AND OPPSITE PATTERN
0739	05230 102624	OTA	24B	FOR I/O CHTP BUS LOWER
0740	05231 007400	CCB		CLEAR INCASE NO RESPONSE
0741	05232 002400	CLA		
0742	05233 102625	OTA	25B	SET FILE # TO O INCASE OF AUTO EXECUTION
0743	05234 102523	LIA	23B	READ PATTERNS BACK
0744	05235 106524	LIB	24B	
0745	05236 005200	RBL		
0746	05237 050001	CPA	В	DO PATTERNS AGREE
0747	05240 006401	CLB	RSS	YES
0748	05241 027474	JMP	TOESC	NO - I/O CHIP BUS ERROR
0749	05242 102624	OTA	24B	REVERSE PATTERN AND
0750	05243 001300	RAR		CHECK BUS AGAIN
0751	05244 102623	OTA	23B	
0752	05245 102524	T_T A	24B	
0753	05246 106523	LIB	23B	
0754	05247 005200	RBL		
0755	05250 050001	CPA	В	DO PATTERNS AGREE?
0756	05251 102230	SFC	30B	YES CHECK FLAG
0757	05252 027474	JMP	IOESC	BUS OR FLAG ERROR
0758	05253 102130	STF	30B	SET THE I O FLAG
0759	05254 102230	SFC	30B	DID IT GET SET?
0760	05255 102330	SFS	30B	
0761	05256 027474	JMP	IOESC	NO I/O FLAG ERROR
0762	05257 103130	CLF	30B	NOW CLEAR IT
0763	05260 102330	SFS	30B	DID IT GET CLEARED
0764	05261 102230	SFC	30B	
0765	05262 027474	JMP	IOESC	NO I/O FLAG ERROR
0766*				
0767	05263 106723	CLC	23B	RESET DMA MACHINE
,				

0769*	C	HECK DMA	AND I	VTER	RUPTS	
0770*	0.504	403505				dem blde vo
0771	_	103507		LIA	7,0	GET PAGE NO. Include DMA address
0772		033352		IUR	DMACE	PASS IT TO SELF CONFIGURATION REG
0773		102620				
0774		073761				AND PLACE IN TRIPLET
0775		063351				GET DMA CONTROL WORD
		073760			DMA	ANT COURS
0777		063353			DMACW+2	AND COUNT
0778		073762			DMA+2	
0779		063541		LDA		DISABLE SRQ INTERRUPTS
0780		102602		OTA		
		103720		STC	20B,C	DO SELFCONFIGURATION
0782		102324		SFS	24B	DID IT COMPLETE
0783		027474				NO SO ERROR
0784		102521			21B	CHECK CONTROL WORD
0785		053351			DMACW	
0786	_	002001		RSS		
0787		027474				BAD SO ERROR
0788		102523			-	CHECK COUNT
0789		053353			DMACW+2	
0790		002001		RSS		
0791		027474			IOESC	NO GOOD SO ERROR
		063535		LDA		NOW USE DIAG. MODE 3
0793		102602		OTA		
0794	05313	102100		STF	0	TURN ON INTERRUPTS
0795	05314	002006		INA	,SZA	WAIT FOR IT
		027314			*-1	
0797	05316	027474		JMP	IOESC	NO GOOD
0798*						
0799	05317	102202	TOINT	SEC		IS THIS A LEGAL INTERRUPT
0800	05320	027470		JMP	ILINT	NO ILLEGAL
0801	05321	102504		LIA	4	CHECK CENTRAL INTERRUPT
0802	05322	106502		LIB	2	AGAINST GLOBAL REGISTER
0803	05323	050001		CPA	В	WELL?
0804	05324	002001		RSS		
0805		027474		JMP	IOESC	CARD ERROR
0806	05326	103507		LIA	7.C	GET BLOCK ADDRESS
0807	05327	033331		IOR	*+2	PUT SELF BACK ON PAGE
0808	05330	124000			0,I	
0809	05331	001332		DEF	*+1-P0	

```
0811
     05332 103507
                           LIA 7,C
                                         GET ADDRESS AGAIN
0812
     05333 033352
                           TOR DMACE
                                         MOVE TO CONFIGURATION ADDRESS
0813
     05334 043537
                           ADA B5
     05335 064000
                           LDB 4
0814
                           CPB DMA+2
                                         DID IT STORE
0815
     05336 057762
                                         AND DID IT TURN OFF
0816
     05337 102224
                           SFC 24B
0817
      05340 027474
                           JMP IUESC
                                         NO SO ERROR
     05341 102523
                           LIA 23B
                                         CHECK COUNT IS ZERO
0818
     05342 002002
0819
                           SZA
     05343 027474
                           JMP IOFSC
0820
                           CLC 20B,C
0821
      05344 107720
                                         INSURE DMA IS OFF
     05345 107721
                           CLC 21B,C
0822
      05346 037773
                           ISZ PO.TO
                                         MOVE TO NEXT ENTRY
0823
      05347 037772
                           ISZ PO.A
                                         COUNT THIS I/O CARD
0824
                           JMP IOL4
0825
      05350 027175
                                         AND DO IT
0826*
0827
     05760
                    DMA
                           EQU 1760B+P0
0828
      05351 000200
                    DMACW OCT 200
      05352 001760
0829
                    DMACE DEF DMA-PO
                           DEC -3
0830 05353 177775
0832*
          CHECK THAT ONLY ONE INTE. HAS A BREAK ENABLE
0833*
          NONE IS OK
0834*
                    TON3
                                         USE DIAGNOSE MODE 2
0835
     05354 063534
                           LDA B2
                                         SET POINTER FOR SELECT CODE
0836
     05355 067774
                           LDB PO.T1
      05356 077773
                           STB PO.TO
0837
      05357 006400
                           CLB
0838
      05360 077775
                           STB PO.T2
                                         CLEAR SC FLAG
0839
                           STF 2
                                          TURN OFF GLOBAL REGISTER
     05361 102102
0840
                           OTA 2
0841
      05362 102602
                                         CLEAR IN CASE OF NO RESPONSE
0842
     05363 002400
                    1015
                           CLA
0843
      05364 102502
                           LIA 2
                                          GET PARAMETERS
     05365 002002
                                         DONE WITH I O
0844
                           SZA
0845
      05366 027371
                           JMP ION4
                                         NO
0846
      05367 102602
                           OTA 2
                                          TURN OFF DIAG.MODE 2
      05370 027402
                           JMP ION5
                                          YES NOW CHECK IF VCP UR LOADER
0847
      05371 001710
                    TON4
                          ALF, SLA
                                          CHECK BREAK ENABLE BIT
0848
                           JMP *+3
0849
      05372 027375
                                          MOVE TO NEXT ONE
0850
      05373 037773
                           ISZ PO.TO
      05374 027363
                           JMP IOL5
0851
      05375 002744
0852
                           CLA, SEZ, CCE, INA WAS THERE A PREVIOUS ONE
0853
      05376 027476
                           JMP IOER
                                         YES SO ERROR 1
      05377 067773
                           LDB PO.TO
                                          NO OK SAVE THIS ONE
0854
      05400 077775
                           STB PO.T2
0855
0856
      05401 027363
                           JMP IOL5
                                          NOW TRY NEXT ONE
```

PAGE 0025 #01 # HP 1000 L/20-SERIES PRETEST PAGE 0

0858	05402	067775	1005	LDB PO.T2	CHECK IF THERE IS ONE
0859	05403	077773		STB PO.TO	
0860	05404	006003		SZB,RSS	WAS THERE ONE?
0861	05405	027455		JMP ION6	NO THEN SKIP ALL TEST
0862		167773		LDB PO.TO,I	CHECK VCP CARD
0863		006020		SSB	IF IT HAS A SELF TEST FURGET IT
0864		027455		JMP ION6	IT DOES
0865		107602		OTB 2,C	NO OUTPUT IT AND ENDABLE
0866		002404		CLA, INA	NOW USE DIAGNOSE MODE TO GET ID
0867		102602		OTA 2	
0868		102502		LIA 2	
0869		013550		AND IDM	USE ONLY ID
0870		002002		SZA	IS IT A TIC
0871		027455		JMP ION6	NO SKIP TEST
0872		102501		LIA CPUST	SAVE &T FLAG
0873		107700		CLC 0,C	RESET DIAGNOSE MODE 7
0874		107602		OTB 2,C	REESTABLISH GLOBAL REGISTER
0875		006404		CLB, INB	RESTORE %T FLAG
0876		006004		INB	
0877	05425	002021		SSA,RSS	
0878	05426	006400		CLB	
0879		106600		OTB 0	
0.880	05430	002404		CLA, INA	ESTABLISH DIAG ON CARD
0881	05431	102632		OTA STS	
0882	05432	063572		LDA ALTO	
0883	05433	102630		OTA DR	USE ALTO
0884	05434	063561		LDA B3004	TELL IT TO TRANSMITT
0885	05435	102631		OTA CTL	
0886	05436	103730		STC DR,C	START TRANSMISSION
0887	05437	006400		CLB	
0888	05440	002400		CLA	SET FOR TIMEOUT
0889	05441	102230		SFC DR	CHECK FLAG
0890	05442	027447		JMP *+5	NOW CHECK DATA
0891	05443	002006		INA, SZA	TIMED OUT?
0892		027441		JMP *-3	NO
0893	05445	102632		OTA STS	CLEAR DIAGNOSE MODE ON CARD
0894		027474		JMP IDESC	AND PEPORT ERROR
0895		106632		OTB STS	CLEAR DIAGNOSE MODE
0896		103530		LIA DR,C	GET DATA
0897		023572		XOR ALTO	NOW CHECK DATA
0898		013553		AND B377	ONLY LOWER BYTE
0899	05453	002002		SZA	
0900		027474		JMP IDESC	NO GOOD
0901*					
0902		002400	TON6	CLA	CLEAR DIAGNOSE MODE
0903		102602		OTA 2	
0904		106501		LIB CPUST	CHECK IF VCP TEST
0905		006021		SSB, RSS	
0906		027757		JMP DONE	NO NORMAL EXIT
0907		107700		CLC 0,C	RESET THE WORLD
0908		102600		OTA 0	YES CLEAR TEST FLAG
0909		063554		LDA B207	AND RETURN TO VCP
0910		027761		JMP DONE+2	
., , , , ,	., 5 4 6 5	Jag 1 7 7 A			

PAGE 0026 #01 * HP 1000 L/20-SERIES PRETEST PAGE 0

```
ERROR REPORTING TO PROCESSOR LEDS
0912*
0913*
                                         INDICATE PROCESSOR ERROR
0914 05466 002404
                   PROER CLA, INA
     05467 027500
                          JMP DSPLY
0915
0916*
     05470 102504
                    ILINT LIA 4B
                                         GET CENTRAL INTERRUPT REGISTFR
0917
                                         PUT IT IN DATA
     05471 001727
                          ALF, ALF
0918
     05472 002004
                                         INDICATE ILLEGAL INTERRUPT
                          INA
0919
                          JMP DSPLY
0920 05473 027500
0921*
                                         GET SELECT CODE FOR DISPLAY
                    IOESC LDB PO.TO,I
0922
     05474 167773
      05475 060001
                                         CHANGE HANDS
0923
                          LDA B
                                         PUT DATA IN UPPER HALF
0924
      05476 001727
                    IOER
                          ALF, ALF
      05477 033535
                           IOR B3
                                         INDICATE IO TEST ERROR
0925
0926*
          DISPLAY LOWER BYTE (SECTION)
0927*
             THEN UPPER BYTE (DATA
0928*
             THEN BACK TO LOWER BYTE
0929*
0930*
                    DSPLY STA B
                                         SAVE DATA AND SECTION
0931
     05500 070001
                                         SET TO DO SECOND PART
      05501 002300
                          CCE
0932
      05502 013552
                           AND B177
0933
0934
      05503 102601
                          OTA CPUST
0935
      05504 034000
                          ISZ A
                          JMP *-1
0936
      05505 027504
      05506 034000
                          ISZ A
0937
                           JMP *-1
      05507 027506
0938
      05510 034000
                           ISZ A
0939
      05511 027510
                           JMP *-1
0940
                           ISZ A
0941
      05512 034000
0942
      05513 027512
                           JMP *-1
      05514 002041
                           SEZ, RSS
0943
0944
     05515 027522
                           JMP PRTLP
0945
      05516 060001
                           LDA B
      05517 001767
                           ALF, CLE, ALF
0946
      05520 033551
                           IOR BIT6
0947
                                         UPPER HALF DATA
0948
     05521 027502
                           JMP DSPLY+2
                                         CHECK IF LOOP
      05522 102501 PRTLP LIA CPUST
0949
0950
      05523 001727
                           ALF, ALF
      05524 013541
                           AND B7
0951
      05525 002003
                                         ??
0952
                           SZA, RSS
      05526 026713
                           JMP TPF+2
                                         YES LOOP ON ERROR
0953
0954
      05527 060001
                          LDA B
      05530 027501
                          JMP DSPLY+1
0955
```

```
0957*
           CONSTANTS
0958*
                            DEF PO.CT-77B-P0-1
0959
      05531 001677
                      TOLP
                            DEF POVCP-PO START OF RFP ONLY ON THIS PAGE
                      VCPD
0960
      05532 001763
                            OCT 1
      05533 000001
0961
                      B1
                            OCT 2
      05534 000002
                      B2
0962
                            OCT 3
      05535 000003
0963
                      B3
0964
      05536 000004
                      B4
                            OCT 4
                            OCT 5
0965
      05537 000005
                      B5
      05540 000006
                            OCT 6
0966
                      B6
      05541 000007
                      B7
                            OCT
                                7
0967
      05542 000017
                      B17
                            OCT 17
0968
                            OCT 20
0969
      05543 000020
                      B20
      05544 000024
                      B24
                            DCT 24
0970
0971
      05545 000037
                      B37
                            OCT 37
                            OCT 40
0972
      05546 000040
                      B40
                            OCT 100077
0973
      05547 100077
                      SCM
                                            ID ONLY NO SC OR REV.
                            OCT 077000
0974
      05550 077000
                      IDM
0975
      05551 000100
                      B100
                            OCT 100
      05552 000177
                      B177
                            OCT 177
0976
      05553 000377
                      B377
                            OCT 377
0977
                      B207
                            OCT 207
0978
      05554 000207
0979
      05555 000604
                      B604
                            OCT 604
0980
      05556 001000
                      B1000 OCT 1000
0981
      05557 001776
                      B1776 OCT 1776
      05560 001777
                      B1777 OCT 1777
0982
                      B3004 OCT 3004
0983
      05561 003004
                      B6412 OCT 6412
0984
      05562 006412
                      B7777 OCT 7777
0985
      05563 007777
0986
      05564 036000
                      B16K
                            DCT 36000
                            OCT 76000
0987
      05565 076000
                      B76K
0988
      05566 100000
                      B100K OCT 100000
      05567 177177
                            OCT -1
0989
                      M 1
                      M 2
                            OCT -2
0990
      05570 177776
                      M20
                            OCT -20
0991
      05571 177760
                            EQU B40
0992
      05546
                      BIT5
                            EQU B100
0993
      05551
                      BIT6
      05572 052525
                      ALTO
                            OCT 052525
0994
                      ALT1
                            OCT 125252
0995
      05573 125252
                      SRGP1 OCT 104447
                                            1000100100100111
0996
      05574 104447
                      SRGP2 OCT 114040
                                            1001100000100000
0997
      05575 114040
      05576 000100
                      SRGP3 DCT 000100
                                            0000000001000000
0998
      05577 076310
0999
                      AEAUS OCT 076310
                      BEAUS OCT 130272
      05600 130272
1000
                      ASR.0 OCT 107714
1001
      05601 107714
                      ASR.1 OCT 041300
      05602 041300
1002
                            OCT 143746
1003
      05603 143746
                      MU2
      05604 123746
                      DV4
                            OCT 123746
1004
                      RESUA OCT 126760
1005
      05605 126760
                      RESUB OCT 006606
1006
      05606 006606
1007*
                                            END OF PAGE O
1008
      05607
                      EOP0
                            EQU *
                            ORG 5757B
1009
      05757
                            EQU *-FOPO
                      RAPO
1010
      00150
A-28
```

PAGE 0028 #01

*

```
1012*
          CROSS OVER TO OTHER PAGE
1013*
     05757 063555
                    DONE
1014
                         LDA B604
                                         GET SWITCH FOR LOADER PAGE 3
1015
      05760 006400
                           CLB
1016
      05761 102601
                           OTA CPUST
                                         MAKE SWITCH
1017
      05762 024100
                           JMP 100B
                                         LUMP ON PRETEST IF ERROR
1018*
1019*
          BREAK ENTRY POINT (SAME ON ALL PAGES)
1020*
1021
      05763 103105
                    POVCP CLF 5
                                         INSURE PARITY SENSE
1022
      05764 106713
                           CLC 13B
                                         DISABLE MAPPING
      05765 103300
1023
                           OCT 103300
                                         SFS 0,C CHECK INTERRUPTS
1024
      05766 027772
                           JMP *+4
                                         THERE OFF
1025
      05767 073772
                           STA PO.A
                                         SAVE THE A REG.
1026
      05770 003400
                           CCA
                                         INDICATE INTS ON
                           JMP *+3
1027
      05771 027774
1028
      05772 073772
                           STA PO.A
1029
      05773 002400
                           CLA
1030
      05774 073764
                           STA PO.I
1031
      05775 063554
                           LDA B207
                                         GET SWITCH TO VCP PAGE
1032
      05776 102601
                           OTA CPUST
                                         MAKE SWITCH
      05777 027763
1033
                           JMP POVCP
                                         LOOP IF ERROR
1034*
1035*
          COMMON STORAGE LOCATIONS
1036*
1037
      05777
                    PO.CT EQU 1777B+PO
1038
      05776
                    PO.T3 EQU 1776B+P0
1039
      05775
                    PO.T2 EQU 1775B+PO
1040
      05774
                    PO.T1 EQU 1774B+PO
1041
      05773
                    PO.TO EQU 1773P+PO
1042
      05772
                    PO.A EQU 1772B+PO
      05771
1043
                    PO.B EQU 1771B+PO
1044
                    PO.E EQU 17708+PO
     05770
1045
                    PO.O EQU 1767B+PO
     05767
1046
     05766
                    PO.GF EQU 1766B+PO
1047
      05765
                    PO.M EQU 1765B+PO
1048
     05764
                    PO.I EQU 1764B+PO
1049
      05763
                    PO.EM EQU 1763B+PO
1050
      05762
                    PO.DF EQU 1762B+PO
1051
      05761
                    PO.UN EQU 17618+PO
1052
      05760
                    PO.FL EQU 1760B+P0
1053
      05757
                    PO.SB EQU 1757B+PO
                    PO.SC EQU 1756B+P0
1054
      05756
```

* HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

```
1056
     06000
                           ORG 6000B
      06000
1057
                     P1
                           EQU *
                                          PAGE 1 REFERENCE
1058*
                                          SPACE HOLDERS
1059
      06000 000000
                           NOP
1060
      06001 000000
                           NOP
                                          B REG.
                                          RETURN FROM DIAGNOSE MODE READS
1061
      06002 124000
                           JMP A,I
      06003 000000
                           NOP
1062
      06004 000000
                           NOP
                                          POWER FAIL INT
1063
      06005 000000
                                          PARITY ERROR
                           NOP
1064
      06006 000000
                                          TRG
                           NOP
1065
      06007 000000
                                          MP
                           NOP
1066
                                          UIT
1067
      06010 000000
                           NOP
1069*
          III. ASCIE FRONT PANEL PROGRAM
1070*
1071
      06011 077771 VCP
                           STB P1.B
                                          SAVE B-REG.
      06012 002440
1072
                           CLA, SEZ
      06013 003400
                           CCA
1073
      06014 073770
                           STA P1.E
                                          SAVE E-REG.
1074
1075
      06015 102201
                           SOC
1076
      06016 003401
                           CCA, RSS
1077
      06017 002400
                           CLA
1078
      06020 073767
                           STA P1.0
                                          SAVE O-REG.
                                          SET IF NO RESPONCE TO LIA 2
1079
      06021 002400
                           CLA
                                          GET GLOBAL REG.
      06022 102502
                           LIA 2
1080
                                          IS GLOBAL REGISTER ENABLED?
      06023 102302
                           SFS 2
1081
                           TOR .100K
      06024 033434
                                          ADD BIT 15 IF TURNED ON
1082
                                          SAVE GLOBAL FLAG
      06025 073766
                           STA P1.GF
1083
      06026 006400
                           CLB
1084
                           STF 2
      06027 102102
                                          DISBLE GLOBAL REGISTER
1085
                           OTB 2
                                          INSURE DIAG. MODE IS DISABLED
      06030 106602
1086
                                          SAVE DATA ON SECOND PAGE
1087
      06031 063426
                           LDA .2100
                           LDB A,I
1088
      06032 164000
                           STB P1.T0
1089
      06033 077773
                                          NOW MAKE LOCATION -1
                           CCB
1090
     06034 007400
      06035 174000
                           STB A, I
1091
                                          NOW SAVE MAP DATA
                           LDB 100B
1092
     06036 064100
1093
     06037 077774
                           STB P1.T1
                                          POINT MAP TO SECOND PAGE
      06040 002404
                           CLA, INA
1094
      06041 070100
                           STA 100B
1095
      06042 102713
                           STC 13B
                                          RE ENABLE MAPS
1096
1097
      06043 064100
                           LDB 100B
                                          GET DATA
      06044 006021
                                          IF NEGATIVE THEN MAPS ON
                           SSB,RSS
1098
      06045 006400
                           CLB
                                          OTHERWISE MAPS OFF
1099
                                          NOW TURN MAPPING OFF
      06046 106711
                           CLC 11B
1100
      06047 026050
                           JMP *+1
                                          DO IT
1101
      06050 077763
                           STB P1.EM
                                          SAVE FLAG
1102
      06051 063426
                           LDA .2100
                                          NOW RESTOR DATA AND MAP REG.
1103
                           LDB P1.TO
      06052 067773
                                          DATA
1104
1105
      06053 174000
                           STB A, I
                           LDB P1.T1
                                          AND MAP
1106
      06054 067774
1107
      06055 074100
                           STB 100B
```

1109			LDA .207	INDICATE IN VCP
1110	06057 10260		OTA CPUST	
1111	06060 01774		JSB RP.SC	SET FOR SYSTEM CONSOLE
1112	06061 10772		CLC 23B,C	TURN OFF DMA
1113	06062 10653	2	LIB STS	
1114	06063 00522		RBL, ELB	
1115	06064 10750	3	LIB 3,C	GET SINGLE CYCLE FLAG BIT
1116	06065 10250	3		SET M = TO P+1
1117	06066 00606	1	SEZ,SSB,RSS	IF HALT ONLY
1118	06067 04343		ADA .M1	
1119	06070 00166	5	ELA, CLE, ERA	
1120	06071 07376	55	STA P1.M	
1121	06072 00566	5	ELB,CLE,ERB	CLEAR SINGLE
1122	06073 10760	3	OTB 3,C	OUT PUT BASIC REGISTERS GET GLOBAL REG
1123	06074 06333	17	LDA DEL	OUT PUT BASIC REGISTERS
1124	06075 07376	2	STA P1.DF	
1125	06076 10250	2	LIA 2	GET GLOBAL REG
1126	06077 05341	. 0	CPA .20	NORMAL CONSOLE
1127	06100 02611	1	JMP VCP1	YES - SKIP DS CLEAN UP
1128	06101 00200	6	INA,SZA	ALLOW TIME FOR SET UP
1129	06102 02610	1	JMP *-1	
1130	06103 06210	7	LDA CSVCP	NOW CLEAN UP DS CARD
1131	06104 01774	6	JSB CS.FT	
1132	06105 02520	6	JMP PRST	NO MORE TRY RESETING THE COMPUTER
1133	06106 01774	15	JSB CS.CM	TELL CARD TO GO INTO VCP MODE
1134	06107 06740	0 CSVCP		
1135	06110 02674	1	JMP CRLF	
1136	06111 06342	5 VCP1	LDA .1000	SET TRANSMITT
	06112 10263		OTA STS	TAKE IT OUT OF DIAG MODE
1138	06113 10263	31	OTA CTL	
1139	06114 10263	30	OTA DR	TRANS. A NULL
1140	06115 10373	10	STC DR,C	
1141	06116 00240	0	CLA	
1142	06117 00200	7	INA, SZA, RSS	
1143	06120 02620)6	JMP PRST	TIMED OUT SO RESET COMPUTER
1144	06121 1023		SFS DR	
1145	06122 02611		JMP *-3	
1146	06123 02674	1	JMP CRLF	

HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

```
SET SINGLE CYCLE FLAG
                     EXITS LIA 3,C
      06124 103503
1148
                           IOR .100K
      06125 033434
1149
                           OTA 3,C
1150
      06126 103603
                           CLB, RSS
      06127 006401
1151
                                          SET RUN
      06130 007400
                    EXIT
                           CCB
1152
                           STB P1.T0
      06131 077773
1153
                                          GET RUN (SINGLE CYCLE) ADDRESS
      06132 102503
                           LIA 3
1154
                           STA P1.T1
      06133 073774
1155
                                          SET VCP FLAG AND PROG IN EXC.
                           LDA .377
      06134 063423
1156
                           OTA CPUST
      06135 102601
1157
                           CCA, CLE
      06136 003500
1158
      06137 102624
                           OTA 24B
1159
                                          CLEAR AUTO FLAG
                           OTA 3
      06140 102603
1160
                                          TURN OFF GLOBAL REG.
                           STF 2
      06141 102102
1161
                                          GET GLOBAL REG. AND FLAG
                           LDB P1.GF
      06142 067766
1162
                                          MOVE FLAG TO E REG.
      06143 005621
                           ELB, BRS
1163
                                          DID GR HAVE A VALUE
                           SZB
1164
      06144 006002
                           OTB 2
1165
      06145 106602
                           SEZ
      06146 002040
1166
                                          TURN IT ON IF PREVIOUSLY ON
                           CLF 2
      06147 103102
1167
1168
                            LDB P1.E
                                          SET UP E-REG.
      06150 067770
      06151 005500
                            ERB
1169
      06152 103101
                            CLO
1170
                                          AND O-REG.
      06153 067767
                           LDB P1.0
1171
      06154 006020
1172
                            SSB
      06155 102101
                            STO
1173
                                          REVERSE INTERRUPT SENSE
      06156 067764
                           LDB P1.1
1174
      06157 007000
                           CMB
1175
                            STB P1.I
1176
      06160 077764
                                          AND MAP FLAG
                            LDB P1.EM
      06161 067763
1177
      06162 007000
                            CMB
1178
                            STB P1.EM
1179
      06163 077763
                                           RESTORE A & B REGISTERS
      06164 067772
                            LDB P1.A
1180
                            LDA B
      06165 060001
1181
                            LDR P1.B
      06166 067771
1182
                                           SINGLE CYCLE?
                            ISZ P1.T0
      06167 037773
1183
                                           YES
                            JMP EXITN
1184
       06170 026177
                                           WAS EXTENDED MEMORY ON?
                            ISZ P1.EM
       06171 037763
1185
                                           YES THEN TURN IT ON
                            STC 11B
       06172 102711
1186
                            ISZ P1.I
       06173 037764
1187
                                           TURN ON INTERRUPTS
                            STF 0
       06174 102100
1188
                                           TURN OFF ROM
       06175 102702
                            STC 2
1189
                                           START EXECUTION
       06176 127774
                            JMP P1.T1,I
1190
                                           WAS EXTENDED MEMORY ON?
                      EXITN ISZ P1.EM
       06177 037763
1191
                                           YES TURN IT ON
                            STC 11B
       06200 102711
1192
                            ISZ P1.I
       06201 037764
1193
                            STF 0
       06202 102100
1194
                            CLC 3
       06203 106703
1195
                            STC 2
       06204 102702
1196
                            JMP P1.T1, T
1197
       06205 127774
```

PAGE 0032 #01 # HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

1199*		4.55300		a. a o a	doller me doc
1200		107700	PRST	•	GENERATE CRS
1201		002400		CLA	CLEAR INTERRUPTS
1202		073764		STA P1.I	
1203		102600		OTA O	AND MASK REGISTER
1204		073763		STA P1.EM	AND MAPPS
1205		067766		LDB P1.GF	CLEAR GLOBAL REG. ENABLE
1206		005665		ELB, CLE, ERB	
1207		077766		STB P1.GF	
1208		026056		JMP VCPO	
1209*					
1210		063403	CLMEM	LDA .2	GET STARTING ADDRESS
1211	06220	006400		CLB	
1212	06221	106603		OTB 3	CLEAR P REGISTER
1213	06222	174000		STB A, J	CLEAR MEMORY
1214	06223	154000		CPB A,I	DID IT STORE?
1215	06224	002005		INA, RSS	YES
1216	06225	026206		JMP PRST	NO THEN END OF MEMORY
1217	06226	002021		SSA, RSS	DONE ALL OF MEMORY
1218	06227	026222		JMP *-5	NO DO NEXT LOCATION
1219	06230	102711		STC 11B	TURN MAPS ON AND
1220		026232		JMP *+1	
1221		106713		CLC 13B	
1222		063413		LDA .40	NOW CLEAR EXTENDED MEMORY
1223		070137	CLMO	STA 137B	
1224		102713		STC 13B	
1225		063432		LDA .76K	LAST PAGE
1226		007400		CCB	IS MAPPING THERE
1227		174000		STB A,I	
1228		106713		CLC 13F	
1229		154000		CPB A,I	??
1230		026264		JMP CLM2	NO
1231		102713		STC 13B	
1232		006400		CLB	
1233		174000	CLM1		
1234		164000	C D T	LDB A,I	CHECK IF STORED
1235		006002		SZB	ensex it brekes
1236		026264		JMP CLM2	NO THEN END OF MEMORY
1237		0020204		INA	NO THEN END OF HEMORY
1237		002004		SSA, RSS	
1239		026246		JMP CLM1	
		106713			DISABLE MAPS
1240		064137		CLC 13P LDB 137B	MOVE TO NEXT PAGE
1241					MOVE TO NEXT PAGE
1242		101100		RRR 16	END OF MEMORY?
1243		053423		CPA .377	DOU OF MEMORIC
1244		026264		JMP *+3	NO BOUR TO NEVE TOCKTON
1245		002004		INA	NO MOVE TO NEXT LOCATION
1246		026234	01.40	JMP CLMO	DICABLE MADO
1247		106713	CPw3	CLC 13B	DISABLE MAPS
1248		006400		CLB	
1249		174000		STB A,I	CLEAR MARK
1250		074137		STR 137B	CLEAR MAPS
1251	06270	026206		JMP PRST	YES NOW PRESET THE REST

PAGE 0033 #01

* HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

1253	06271	063423	EXECU	LDA	.377	INDICATE
1254	06272	102601		OTA	CPUST	PROGRAM IN EXECUTION
1255	06273	003400		CCA		
1256	06274	102603		ATO	3	CLEAR AUTO FLAG
		006400		CLB		NO PARAMETERS
		102702			2	TURN OFF ROM
		024002			2	AND START PROGRAM AT LOCATION 2
1261	06300	017747	LOAD	JSB	TN1C	GET NEXT CHR FOR LOADER TYPE
1262	06301	001727		ALF	,ALF	
1263	06302	073775		STA	P1.T2	
1264	06303	017747		JSB	IN1C	
1265	06304	067775		LDB	P1.T2	
1266	06305	030001		TOR	R	
1267	06306	073775		STA	P1.T2	
1268	06307	103503		LIA	3,C	GET CURRENT PAGE
1269	06310	013432		AND	.76K	MASK LOWER BITS
1270	06311	033430				ADD POINTEP
1271	06312	073762			P1.DF	
1272	06313	006500		CLB	,CLE	
1273	06314	174000		STB	A,I	CLEAR LOCATION
1274	06315	001200		RAL		MAKE IT BYTE ADDRESS
1275	06316	073776		STA	P1.T3	SAVE IT
1276	06317	063441		LDA	.N20	SET MAX INPUT
1277	06320	073777		STA	P1.CT	
1278	06321	017754		JSB	IN.N	
1279	06322	067773		LDB	P1.T0	CHECK IF LOAD AND GO
1280	06323	101100		RRR	16	SWAP REGISTERS
1281	06324	053354		CPA	\$ L	IS IT A LOAD ONLY
1282	06325	026360		JMP	LOAD2	YES
1283	06326	053362		CPA	SW	IS THIS A WRITE
1284	06327	026360		JMP	LOAD2	YES THEN NO FILE NAME
1285	06330	101100		RRR	16	NO SWAP REGISTERS AGAIN
1286	06331	073773		STA	P1.T0	SAVE CHR
1287	06332	053406		CPA	.15	IF RETURN ONLY
	06333	026365		JMP	LOADC	THEN DEFAULT
1289	06334	026341			LOAD1	PROCESS THE CHR

GET A CHARACTER 06335 017747 LOADO JSB IN1C 1291 STA P1.TO SAVE IT 06336 073773 1292 END OF INPUT? CPA .15 1293 06337 053406 1294 06340 026365 JMP LUADC YES DO BOOT 1295 06341 067776 LOAD1 LDB P1.T3 PUT CHR IN BUFFER ADDR. UPPER/LOWER 1296 06342 004065 CLE, ERB CHANGE HANDS 1297 06343 060001 LDA B LDB A,I 06344 164000 1298 06345 047773 ADB P1.TO 1299 06346 002041 SEZ, RSS 1300 06347 005727 1301 BLF, BLF 1302 06350 174000 STB A, I CLEAR NEXT LOCATION 1303 06351 006400 CLB 1304 06352 002004 INA 1305 06353 174000 STB A, I INDICAT TEXT HAS STARTED 06354 102101 STO 1306 ISZ P1.T3 06355 037776 1307 06356 037777 ISZ P1.CT OVER 1308 NO DO ANOTHER CHR JMP LOADO 1309 06357 026335 LOAD2 RRR 16 SWAP REGISTERSLT 1310 06360 101100 WAS IT A CR? 1311 06361 053406 **CPA** .15 06362 002401 CLA, RSS YES PROCEED 1312 1313 06363 026735 JMP INQ!? NO 1314 06364 073762 STA P1.DF DO CRLF 1315 06365 063415 LOADC LDA .6412 06366 017751 JSB OUT2C 1316 CLC 0,C 06367 107700 1317 LDB P1.T2 GET ASCII CHARACTERRS 06370 067775 1318 GO TO LOADERS JMP CRSP3 1319 06371 027760 1320* VCP START? 1321 06372 006002 LDRTN SZB 06373 026056 JMP VCPU YES 1322 JSB RP.SC 1323 06374 017743 RESET GLOBAL REG CPA .20 NORMAL CONSOLE? 1324 06375 053410 JMP *+4 YES 1325 06376 026402 LDA CSVCP GET VCP MODE COMMAND 06377 062107 1326 NO - THEN TELL DS TO GO INTO VCP MODE 06400 017746 JSB CS.FT 1327 JMP VCPU ERROR 1328 06401 026056 CHECK IF LOAD COMPLETE OR ERROR 06402 063376 LDRTC LDA SLC 1329 06403 067755 LDB P1ERR GET FLAG 1330 06404 006002 1331 SZB 1332 06405 026410 JMP *+3 ERROR OUTPUT RESULTS 1333 06406 017751 JSB OUT2C 06407 026737 JMP INQLF 1334 06410 063377 LDRTE LDA SER INDICATE ERROR 1335 06411 017751 JSB OUT2C 1336 AND SPACE 06412 063413 LDA .40 1337 JSB OUT1C 06413 017752 1338 NOW ERROR ADDRESS 1339 06414 067755 LDB PIERR 1340 06415 000040 CLE FULL 16 BITS 1341 06416 017753 JSB OUT.N 06417 026737 JMP INQLF 1342

PAGE 0035 #01 # HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

1344*	St	ET UP MAE	S			
1345*						
1346	06420	017754	MAPST	JSB	IN.N	GET STARTING MAP
1347	06421	053406		CPA	.15	IS THAT RIGHT?
1348	06422	026424		JMP	*+2	
1349	06423	026735		JMP	INO!?	NO
1350	06424	067774		LDB	P1.T1	YES
1351	06425	063417		LDA	.100	
1352	06426	174000		STB	A,I	
1353	06427	002004		INA		
1354	06430	053420		CPA	.140	
1355	06431	026737		JMP	INQLF	
1356	06432	006004		INB		
1357	06433	026426		JMP	*=5	
1358*						
1359	06434	107700	PTST	$C\Gamma C$	0,C	RESET SYSTEM
1360	06435	063403		LDA	• 2	
1361	06436	102600		OTA	0	SET VCP PRETEST FLAG BIT
1362	06437	002400		CLA		
1363	06440	027761		JMP	CRSP3+1	DO IT

*

HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

```
CHECK FOR FIRST ENTRY
1365
      06441 067762
                     INO
                           LDB P1.DF
1366
      06442 006003
                           SZB, RSS
      06443 026461
                           JMP ING.
1367
                                          GET PARAMETER
      06444 160001
                           LDA B, I
1368
                                          MOVE TO NEXT
      06445 006004
                           INB
1369
                                          END OF TRANSFER
                           CPA DEL.
      06446 053344
1370
                                          YES
      06447 006400
                           CLB
1371
                           STB P1.DF
1372
      06450 077762
      06451 067763
                           LDB P1.EM
                                          CHECK IF MAPS ARE ON
1373
1374
      06452 006003
                           SZB, RSS
1375
      06453 026456
                           JMP *+3
                                          NO
                                          YES - IF DISPLAYING T THEN USE U
                           CPA ST
      06454 053344
1376
1377
      06455 063356
                           LDA SU
      06456 073773
                                          SAVE CHARACTER
                           STA P1.TO
1378
      06457 017752
                                          OUTPUT PARAMETER
                           JSB OUT1C
1379
                           JMP INQ.1
                                          NOW PRINT THE VALUE
      06460 026543
1380
                                          TELL DS TO TRANSMITT AND GET A BUFFER
      06461 002400
                           CLA
1381
                     INQ.
                                          ONLY IF IT IS REALLY DS
      06462 017744
                           JSB CS.TR
1382
                                          NOW GET INPUT
                           JSB TN1C
      06463 017747
1383
                                          SAVE FIRST CHARACTER
                           STA P1.T0
1384
      06464 073773
                                          CONTROL FUNCTION?
      06465 053363
                           CPA $%
1385
                           RSS
1386
      06466 002001
                           JMP INQ.0
                                          NO
      06467 026517
1387
      06470 017747
                                          GET NEXT CHARACTER
                           JSB IN1C
1388
                           STA P1.T0
                                          SAVE THE CHR
      06471 073773
1389
                           CPA $R
                                          IS THIS A RUN COMMAND?
      06472 053357
1390
                           JMP EXIT
                                          YES
1391
      06473 026130
                                          IS THIS A SINGLE CYCLE?
      06474 053360
                           CPA $S
1392
1393
      06475 026124
                           JMP EXITS
                                          YES
                           CPA SP
                                           IS THIS A PRESET?
1394
      06476 053340
                           JMP PRST
      06477 026206
                                           YES
1395
                                          CLEAR MEMOPY?
      06500 053352
                           CPA SC
1396
      06501 026217
                           JMP CLMEM
                                          YES
1397
                           CPA SE
                                           EXECUTE AT 4
      06502 053346
1398
      06503 026271
                           JMP EXECU
                                           YES
1399
                           CPA SL
                                          LOAD?
1400
      06504 053354
                            JMP LOAD
      06505 026300
                                           YES
1401
                                           BOOT (LOAD AND GO)?
1402
      06506 053342
                            CPA $B
                            JMP LOAD
                                           YES
1403
      06507 026300
                                           WRITE
      06510 053362
                            CPA SW
1404
      06511 026300
                            JMP LOAD
                                           YES
1405
                            CPA $M
                                           MAP SET UP?
      06512 053343
1406
      06513 026420
                            JMP MAPST
                                           YES
1407
                            CPA ST
                                           SELF TEST?
      06514 053344
1408
      06515 026434
                            JMP PTST
                                           YES
1409
                                           NONE SO ERROR
1410
      06516 026735
                            JMP INQ!?
```

PAGE 0037 #01 * HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

1412	06517	053357	INQ.0	CPA	\$R	I/O REGISTERS
1413	06520	002001		RSS		YES
1414	06521	026527		JMP	*+6	NO
1415	06522	017747		JSB	IN1C	GET NEXT NUMBER
1416	06523	067773		LDB	P1.T0	NOW PUT THEM TO GETHER
1417	06524	005727		BLF,	BLF	
1418	06525	030001		IOR	В	
1419	06526	073773		STA	P1.T0	SAVE IT
1420	06527	102502		LIA	2	CHECK IF DS
1421	06530	053410		CPA	.20	
1422	06531	026543		JMP	INO.1	NO
1423	06532	067773	INQ#	LDB	P1.T0	YES ECHO CHR
1424	06533	060001		LDA	В	
1425	06534	001727		ALF,	ALF	
1426	06535	013422		AND	.177	
1427	06536	002002		SZA		OUTPUT UPPER?
1428	06537	017752		JSB	OUT1C	YES
1429	06540	067773		LDB	P1.T0	
1430	06541	060001		LDA	В	
1431	06542	017752		JSB	OUT1C	NOW LOWER

*

HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

```
OUTPUT A SPACE
1433
      06543 063413
                     INQ.1 LDA .40
1434
      06544 017752
                           JSB OUTIC
                                          GET CHARACTER AGAIN
1435
      06545 067773
                           LDB P1.T0
                                          CHANGE HANDS
                           LDA B
      06546 060001
1436
      06547 000040
1437
                           CLE
                           LDB P1.A
      06550 067772
1438
                                          IS IT A-REG. ?
                           CPA $A
1439
      06551 053341
                           JMP CH.OK
      06552 026745
                                          YES
1440
      06553 067771
                           LDB P1.B
1441
      06554 053342
                           CPA SB
                                          IS IT B-REG. ?
1442
      06555 026745
1443
                           JMP CH.OK
                                          YES
      06556 106503
                           LIB 3
1444
                           CPA $P
      06557 053340
                                           IS IT P-REG. ?
1445
                            JMP CH.OK
                                          YES
1446
      06560 026745
                           LIB 7,C
1447
      06561 107507
                                           IS IT THE VIOLATION REG.?
      06562 053361
                           CPA $V
1448
1449
      06563 026745
                            JMP CH.OK
                                           YES
1450
      06564 106504
                            LIB 4
                                           IS IT THE CENTRAL INTERRUPT REG.?
1451
      06565 053352
                            CPA SC
                            JMP CH.OK
                                           YES
1452
      06566 026745
      06567 067770
                           LDB P1.E
1453
                           CPA SE
                                           IS IT E-REG. ?
1454
      06570 053346
                                           YES
                            JMP CH.OK-1
1455
      06571 026744
                            LDB P1.0
1456
      06572 067767
                                           IS IT O-REG. ?
                            CPA $0
1457
      06573 053347
                                           YES
      06574 026744
                            JMP CH.OK-1
1458
      06575 067764
                            LDB P1.I
1459
                                           IS IT INTERRUPT STATUS ?
                            CPA SI
1460
      06576 053350
      06577 026744
                            JMP CH.OK-1
                                           YES
1461
      06600 067763
                            LDB P1.EM
1462
      06601 053351
                            CPA SK
                                           EXTENDED MEMORY FLAG
1463
                            JMP CH.OK-1
                                           YES
      06602 026744
1464
                            LDB P1.GF
      06603 067766
1465
                                           IS IT GLOBAL-REG. ?
                            CPA SG
      06604 053345
1466
                            JMP CH.OK
                                           YES
      06605 026745
1467
      06606 067765
                            LDB P1.M
1468
      06607 053343
                                           IS IT MEMORY ?
1469
                            CPA $M
      06610 026745
                            JMP CH.OK
                                           YES
1470
                                           CHECK IF A OR B ADDRESSABLE
      06611 005100
                            BRS
1471
                            SZB, RSS
1472
      06612 006003
                            JMP INQ.2
                                           YES
      06613 026627
1473
                            LDB P1.M,I
      06614 167765
1474
                                           IS IT DATA FROM MEMORY
      06615 053344
                            CPA ST
1475
                            JMP CH.OK
                                           YES
1476
      06616 026745
                            UDB P1.M
                                           GET ADDRESS
      06617 067765
1477
      06620 102711
                            STC 11B
                                           TURN UN MAPS
1478
1479
      06621 026622
                            JMP *+1
                                           ENABLE THEM
                                           GET DATA
1480
      06622 164001
                            LDB B,I
                                           NOW TURN THEM OFF
                            CLC 11B
1481
      06623 106711
                            JMP *+1
1482
      06624 026625
                                           CROSS MAP LOAD?
      06625 053356
                            CPA SU
1483
      06626 026745
                            JMP CH.OK
                                           YES
1484
```

A - 40

1486* CHECK FOR I/O REGISTERS 1487* 1488 06627 067766 INO.2 LDB P1.GF GET GLOBAL REGISTER 1489 06630 107602 OTB 2,C YES SET IT UP AND ENABLE IT 1490 06631 006400 CLB CLEAR INCASE NO RESPONSE 1491 06632 106502 LIB 3 CHECK IF THERE IS A CARD 06633 006003 1492 SZB, RSS 1493 06634 026715 JMP TNORX NO CARD SO ERROR CLB 1494 06635 006400 06636 106500 LIB GET INTERRUPT MASK 1495 LIB 0 06637 053401 IS THIS IT? 1496 CPA SRM 06640 026733 JMP INQ.3 YES 1497 06641 106520 GET SELF-CONFIGURATION REGISTER 1498 LIB 20B 06642 053364 1499 CPA \$RO IS THIS IT? 1500 06643 026733 JMP INQ.3 YES 06644 106521 1501 LIB 21B GET CONTROL REGISTER 06645 053365 CPA SR1 IS THIS IT? 1502 06646 026733 JMP INQ.3 1503 YES 06647 106522 LIB 22B GET ADDRESS REGISTER 1504 06650 053366 1505 CPA SR2 IS THIS IT? 06651 026733 JMP INQ.3 1506 YES GET COUNT REGISTER 1507 06652 106523 LIB 23B 1508 06653 053367 CPA \$R3 IS THIS IT? 1509 06654 026733 JMP INQ.3 YES 1510 06655 053370 CPA SRD DATA REGISTER 1511 06656 026726 JMP INQRD YES 06657 053371 1512 CPA \$RC CONTROL REGISTER 1513 06660 026730 JMP INORC YES 06661 053372 CPA SRS 1514 STATUS REGISTER 06662 026732 JMP INQRS 1515 YES 06663 006404 1516 CLB, INB GET READY FOR DIAG. MODE 1 06664 053373 IS IT? 1517 CPA SRI 06665 026717 1518 JMP INQDM YES 1519 06666 006004 INB HOW ABOUT DIAG.2 06667 053374 1520 CPA SRX DIAG. MODE 2? 06670 026717 1521 JMP INQDM YES 1522 06671 006400 CLB CHECK FLAGS 1523 06672 102220 SFC 20B SELF DMA? 06673 006004 1524 INB 06674 005723 BLF, RBR 1525 MOVE OVER 3 06675 102221 1526 SFC 21B 1527 06676 006004 INB 1528 06677 005723 BLF, RBR 06700 102222 SFC 22B 1529 06701 006004 1530 INB 1531 06702 005723 BLF, RBR 06703 102223 SEC 23B 1532 06704 006004 1533 INB 06705 005723 1534 BLF, RBR 06706 102224 SEC 24B 1535 06707 006004 1536 INB 1537 06710 005723 BLF, PBR 1538 06711 102230 SFC 30B 06712 006004 1539 INB 1540 06713 053375 CPA SRF FLAGS REQUEST?

PAGE 0040 #01 HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

4544	06714	026733		IND	TNO.3	YES	
1541		026733				RESET GLOBAL REGISTER	
1542							
1543						NONE SO ERROR	
1544		102502	INGDM			GET SELECT CODE	
1545	_	013416			.77	THE TAX THE THE TOTAL CONTROL CONTROL CONTROL	
1546		032636				BUILD LIA INSTRUCTION FOR SELECT CODE	
1547		106602			-	OUTPUT DIAGNOSE MODE	
1548	06723	064000		LDB			
1549	06724	014000				EXECUTE INSTRUCTION	
1550	06725	026733		JMP	INQ.3	DIASPLAY DATA	
1551	06726	106530	INGRD	LIB	30B	GET DATA REGISTER	
1552	06727	026733		JMP	INC.3		
1553	06730	106531	INGRO	LIB	31B	GET CONTROL REGISTER	
1554	06731	026733		JMP	INQ.3		
1555	06732	106532	INORS	LIB	STS	GET STATUS REGISTER	
1556	06733	017743	INQ.3	JSB	RP.SC	RESET GLOBAL REGISTER	
1557		026745			CH.OK		
1559	06735	063400	INQ!?	LDA	\$!?	NONE OF THE ABOVE	
1560		017751		JSB	OUT2C	THEN TELL OPERATOR	
1561		002400					
1562				STA	P1.DF	DUN'T CONTINUE STRING	
1563				LDA	.6412	CARRIAGE RETURN LINE FEED	
		017751			OUT2C		
1565		026441			TNO		
1303	,,,,,,	0201.1					
1567	06744	002300		CCE		ONLY ONE DIGIT	
1568	06745	017753	CH. OK	JSR	OUT - N	OUTPUT NUMBER OUTPUT	
1569		067762	CILOR	LDR	P1.0F	CHECK IF STRING OUTPUT	
		006002		SZB	1 4 0 D1	Chack It Ditting pottor	
1570		026441			TNO	VES	
						CLEAR INC-DEC FLAG	
1572	06/51	077776		STB	F1.13	CUERR INCTUEC FURG	

HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

```
1574
       06752 017744
                            JSB CS.TR
                                           TELL DS TO XMIT AND GET BUFFER
       06753 017754
 1575
                            JSB IN.N
                                           INPUT A NUMBER
 1576
       06754 053406
                            CPA .15
                                           IS THAT ALL?
 1577
       06755 026765
                            JMP ST.N
                                           YES
 1578
       06756 053355
                            CPA SN
                                           INCREMENT MEMORY LOCATION?
 1579
       06757 027072
                            JMP ST.NO
                                           YES CHECK IF T ENTRY
 1580
       06760 053353
                            CPA SD
                                           DECREMENT MEMORY LOCATION
 1581
       06761 027072
                            JMP ST.NO
                                           YES
 1582
       06762 102201
                            SOC
                                           WAS THERE A NUMBER?
 1583
       06763 026735
                            JMP INQ!?
                                           NO
 1584
       06764 026464
                            JMP TNQ.+3
                                           YES
       06765 067773 ST.N
 1585
                           LDB P1.TO
                                           GET ORIGINAL CHARACTER
 1586
       06766 060001
                            LDA B
                                           CHANGE HANDS
       06767 067774
                            LDB P1.T1
1587
                                           GET DATA THAT WAS INPUT
1588
       06770 102301
                            SOS
                                           ANY INPUT?
1589
       06771 026741
                            JMP CRLF
                                           NO GO ASK FOR SOME
       06772 006042
1590
                            SEZ, SZB
                                           IF ONLY ONE CHARACTER
       06773 007400
1591
                            CCB
                                           AND A 1 THEN -1 FOR WORD
1592
      06774 053361
                            CPA SV
                                           WAS IT THE VIOLATION REG.
       06775 107607
1593
                            OTB 7,C
                                           YES
       06776 053352
1594
                            CPA $C
                                           WAS IT THE CENTRAL INTERRUPT
       06777 106604
                            OTB 4
1595
                                           YES
       07000 053341
1596
                            CPA $A
                                           WAS IT A-REG. ?
1597
       07001 077772
                            STB P1.A
                                          YES
1598
       07002 053342
                            CPA SB
                                          WAS IT B-REG. ?
                            STB P1.8
1599
       07003 077771
                                          YES
                           CPA SE
1600
       07004 053346
                                          WAS IT E-REG. ?
       07005 077770
1601
                            STB P1.E
                                          YES
      07006 053347
1602
                            CPA SO
                                          WAS IT O-REG. ?
1603
      07007 077767
                            STB P1.0
                                          YES
1604
      07010 053350
                            CPA SI
                                          WAS IT THE INTERRUPT SYSTEM?
1605
      07011 077764
                            STB P1.I
                                          YES
1606
      07012 053351
                            CPA SK
                                          MAPS ON/OFF
1607
      07013 077763
                            STB P1.EM
                                          YES
1608
      07014 053345
                            CPA $G
                                          WAS IT THE GLOBAL-REG. ?
1609
      07015 077766
                            STB P1.GF
                                           YES
1610
      07016 067774
                            LDB P1.T1
                                          RESTOR B REG
       07017 053344
1611
                            CPA ST
                                          WAS IT MEMORY DATA CHANGE?
      07020 177765
1612
                            STB P1.M,I
                                          YES
1613
      07021 053356
                            CPA $U
                                          CROSS MAP?
1614
      07022 002001
                            RSS
1615
      07023 027033
                            JMP *+8
1616
      07024 060001
                           LDA B
1617
      07025 067765
                            LDB P1.M
                                          GET ADDRESS
1618
      07026 102711
                            STC 11B
                                          TURN ON MAPS
1619
      07027 027030
                           JMP *+1
                                          ENABLE THEM
      07030 170001
1620
                           STA B, I
      07031 106711
1621
                           CLC 11B
                                          MAPS OFF
      07032 027064
1622
                           JMP ST.NA
                                          CONTINUE
      07033 005665
1623
                           ELB, CLE, ERB
                                          CAN'T HAVE AN INDIRECT M OR P REG.
1624
      07034 053343
                           CPA SM
                                          WAS IT MEMORY ADDRESS?
1625
      07035 077765
                           STB P1.M
                                          YES
1626
      07036 053340
                           CPA SP
                                          WAS IT PROGRAM ADDRESS?
      07037 106603
1627
                           OTB 3
                                          YES
A-42
```


4.000+	C 1	IEGY T (O	D.C.C			
1629*	Cr	HECK I/O	KEG.			
1630*	07040	067766			D4 (15)	dem dionar pec
1631		067766			P1.GF	GET GLOBAL REG
		107602		OTB		
		067774			P1.T1	PESTOR B
1634		053401		CPA		INTERRUPT MASK REGISTER?
1635		106600		OTB		YES
1636		053364			\$R0	SELF+CONFIGURATION REG.?
		106620		OTB	20B	YES
1638	07047	053365		CPA	\$R1	CONTROL REG.?
1639		106621		OTR	21B	YES
1640	07051	053366		CPA	\$R2	ADDRESS?
1641	07052	106622		OTB	22B	YES
1642	07053	053367		CPA	\$R3	COUNT?
1643	07054	106623		OTB	23B	YES
1644	07055	053370		CPA	\$RD	DTTA REGISTER
1645	07056	106630		OTB	30B	YES
1646	07057	053371		CPA	\$RC	CONTROL REGISTER
1647	07060	106631		OTB	31B	YES
1648	07061	053372		CPA	\$RS	STATUS REGISTER
1649	07062	106632		OTB	STS	YES
1650	07063	017743		JSB	RP.SC	RESET GLOBAL REG.
1651	07064	067773	ST.NA	LDB	P1.T0	RESTOR A AND B REG
1652	07065	060001		LDA	В	CHANGE HANDS
	07066	067776		LDB	P1.T3	CHECK IF INC-DEC FLAG SET
1654	07067	006002		SZB		
1655	07070	027106		JMP	ST.N1	YES
1656	07071	027123		JMP	ST.N2	PRINT RESULT

PAGE 0043 #01 * HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

1658	07072	067773	ST NO	f.n.B	P1.T0	CHECK IF ENTRY IS A T?
1659		073776	31.40		P1.T3	SET INC-DEC FLAG
1660		101100			16	CHANGE HANDS
1661		053344		CPA		IS IT?
1662		027104		JMP	· -	15 11.
1663		053356		CPA		
1664		027104		JMP		
1665		053343		CPA		
1666		002001		RSS	311	
1667		026735			INO!?	
1668		102201		SOC	1444.	ANY NUMBER?
1669		026765			ST.N	YES STORE NUMBER
1670			ST.N1	-	-	
1671		007400	011	ССВ		DECTEMENT?
1672		047765			P1.M	GET MEMORY LOCATION
1673		053353		CPA		DECREMENT?
1674		027115			*+3	YES
1675	–	067765			P1.M	NO INCREMENT
1676		006004		INB		YES
1677		101100			16	SWAP HANDS
1678		053402		CPA		IF ONE USE 777777
1679		063433			.77NK	
1680		002020			•	CANT GO INDIRECT
1681		063403		LDA	. 2	START WITH 2 AGAIN
1682		073765		STA	P1.M	RESTORE M
1683	07123	102501	ST.N2	LIA	CPUST	SKIP CRLF IF DS
1684	07124	001710		ALF,		
1685		026532		JMP	INQ#	
1686	07126	063415		LDA	.6412	CARRIAGE RETURN LINE FEED
1687	07127	017751		JSB	OUT2C	
1688		026532		JMP	INQ#	DO NEXT LOCATION

* HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

```
CLEAR NUMBER
1690
      07131 002400
                     INAN
                           CLA
      07132 073774
1691
                           STA P1.T1
                                          CLEAR NUMBER FLAG
1692
      07133 103101
                           CLO
      07134 017747
1693
                     IN%NO JSB IN1C
                                          GET A CHARACTER
      07135 053406
                                          IS THAT ALL?
1694
                           CPA .15
                           JMP IN.N,I
      07136 127754
                                          YES
1695
      07137 064000
                                          CHANGE HANDS
                           LDB A
1696
                                          NO CHECK IF IT'S A NUMBER
1697
      07140 013421
                           AND .170
                                          IS IT?
1698
      07141 053414
                           CPA .60
1699
      07142 027145
                           JMP *+3
                                          YES
      07143 060001
                                          CHANGE HANDS
1700
                           LDA B
                                          RETURN
1701
      07144 127754
                           JMP IN.N,I
                           LDA B
1702
      07145 060001
                                          CHANGE HANDS
      07146 013405
                           AND .7
                                          NO MASK OFF UPPER BITS
1703
                                          GET PREVIOUS INPUT
1704
      07147 067774
                           LDB P1.T1
      07150 001640
1705
                           ELA, CLE
                                          SAVE E AND CLEAR IT
1706
      07151 005666
                           ELB, CLE, ELB
                                          POSITION BIT
1707
      07152 004066
                           CLE, ELB
                                          NEXT BIT
1708
      07153 000065
                           CLE, ERA
                                          PESTOR E
                           IOR B
                                          ADD NEW INPUT
1709
      07154 030001
1710
      07155 073774
                           STA P1.T1
                                          SAVE RESULT
1711
      07156 102101
                           STO
                                          SET NUMBER FLAG
1712
      07157 027134
                           JMP IN%NO
                                          DO ANOTHER CHAPACTER
1714
      07160 003441
                     OUT N CCA, SEZ, RSS
1715
      07161 063436
                                          SET COUNT FOR OUTPUT
                           LDA .M6
                           STA P1.CT
1716
      07162 073777
                                          SET MASK FOR BIT 15
1717
      07163 002404
                           CLA, INA
1718
      07164 005200
                     OUTNO RBL
                                          POSITION BITS
      07165 077774
                           STB P1.T1
                                          SAVE RESULT
1719
                                          MASK OFF UNWANTED BITS
1720
      07166 010001
                           AND B
1721
      07167 033414
                           IOR .60
                                          MAKE IT AN ASCII NUMBER
1722
      07170 017752
                           JSB OUTIC
                                          OUTPUT THE NUMBER
                           LDB P1.T1
                                          GET NEXT NUMBER
1723
      07171 067774
      07172 005222
                                          POSITION IT
1724
                           RBL, RBL
      07173 063405
                                          GET MASK
1725
                           LDA .7
1726
      07174 037777
                           ISZ P1.CT
                                          IS THAT ALL THE CHARACTERS?
1727
      07175 027164
                           JMP OUTNO
                                          NO DO NEXT CHARACTER
      07176 063413
                                          OUTPUT A SPACE
1728
                           LDA .40
      07177 017752
1729
                           JSB OUT10
1730
      07200 127753
                           JMP OUT.N,I
                                          RETURN
```

* HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

```
1733
      07201 102501
                     IN1C% LIA CPUST
                                          CHECK WHICH CARD
1734
      07202 001710
                           ALF, SLA
1735
      07203 027217
                           JMP IN1CO
1736
      07204 063335
                           LDA TCCWI
                                         GET INPUT CONTROL WORD
      07205 102631
1737
                           OTA CTL
1738
      07206 017750
                           JSB I.O
                                          GET DATA
1739
      07207 013422
                           AND .177
                                          MASK UPPER BYTE
1740
      07210 053422
                           CPA .177
                                          WAS IT A DELETE?
1741
      07211 026735
                           JMP INQ!?
                                          YES
1742
      07212 073751
                           STA OUT2C
                                          SAVE CHARACTER
1743
      07213 017752
                           JSB OUT1C
                                          ECHO IT
1744
      07214 067751
                           LDB OUT2C
                                          RESTOR CHR
1745
      07215 060001
                           LDA B
1746
      07216 127747
                           JMP IN1C, I
                                          RETURN
      07217 017745
1747
                     IN1CO JSB CS.CM
                                          ASK FOR INPUT
1748
      07220 061000
                           OCT 61000
1749
      07221 013423
                           AND .377
                                          USE LOWER BYTE
1750
      07222 127747
                           JMP IN1C, I
                                          RETURN
1751*
1752
      07223 073747
                     OU%2C STA IN1C
                                          SAVE A-REG.
                           ALF, ALF
1753
      07224 001727
1754
      07225 017752
                           JSB OUT1C
                                          OUTPUT UPPER HALF
1755
      07226 067747
                           LDB IN1C
1756
      07227 060001
                           LDA B
                                          CHANGE HANDS
1757
      07230 017752
                           JSB OUT1C
                                          OUTPUT LOWER HALF
1758
      07231 127751
                           JMP OUT2C.I
                                          RETURN
1759*
1760 07232 013423 OU%1C AND .377
                                          MASK UPPER HALF OFF
1761
      07233 106501
                           LIB CPUST
                                          CHECK WHICH INTERFACE
      07234 005710
1762
                           BLF, SLB
1763
      07235 027244
                           JMP *+7
                                          DS TYPE
      07236 013423
1764
                           AND .377
                                          MASK UPPER HALF
      07237 064000
1765
                           LDB A
                                          CHANGE HANDS
1766
      07240 063336
                           LDA TCCWO
                                          GET OUTPUT CONRTOL WORD
      07241 102631
1767
                           OTA CTL
                                          OUTPUT IT
1768
      07242 017750
                           JSB I.O
1769
      07243 127752
                           JMP OUT1C, I
1770
      07244 033431
                           IOR .60K
                                          DS PUT BYTE REQUEST
      07245 064000
1771
                           LDB A
1772
      07246 017750
                           JSB I.O
1773
      07247 127752
                           JMP OUT1C, I
1774*
1775
      07250 106630
                    180
                           OTB DR
                                          OUTPUT DATA
      07251 103730
1776
                           STC DR,C
                                          START TRANSFER
1777
      07252 102230
                     1%0.0 SFC DR
                                          DATA READY?
      07253 027261
1778
                           JMP 1%0.1
                                          YES
      07254 102532
                                          CHECK IF BREAK WAS ENTERED
1779
                           LIA STS
1780
      07255 001200
                                          IT'S BIT 14 OF STATUS
                           RAL
1781
      07256 002020
                           SSA
      07257 026206
1782
                           JMP PRST
                                          IT WAS HIT
      07260 027252
1783
                           JMP 1%0.0
1784
      07261 102530
                    I%O.1 LIA DR
                                          GET DATA
1785
      07262 127750
                           JMP I.O,I
                                          RETURN
```

PAGE 0046 #01

* HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

```
07263 102102 RP%SC STF 2
1787
                                         TURN OFF GLOBAL REGISTER
1788
      07264 002400
                           CLA
1789
      07265 102602
                                         TURN OFF DIAGNOSE MODE
                           OTA 2
      07266 102501
1790
                           LIA CPUST
                                         GET COMPUTER STATUS
      07267 001710
1791
                           ALF, SLA
                                         CHECK WHICH VCP SC
      07270 027273
1792
                           JMP *+3
1793
      07271 063410
                           LDA .20
                                         STANDARD SO 20
1794
      07272 027274
                           JMP *+2
1795
      07273 063412
                           LDA .24
                                         ALTERNATE (DS)
                                         LOAD AND ENABLE GLOBAL REGISTER
1796
      07274 103602
                           OTA 2,C
      07275 127743
                           JMP RP.SC,I
1797
                                         RETURN
1798*
1799
     07276 106501 CS%TR LIB CPUST
                                         CHECK IF DS
      07277 005710
1800
                           BLF, SLB
1801
      07300 002001
                           RSS
1802
      07301 127744
                           JMP CS.TR,I
                                         NO JUST RETURN
1803
      07302 001727
                           ALF, ALF
                                         PUT REQUEST IN UPPER BYTE
1804
      07303 033423
                           IOR .377
                                         ADD RUB OUT
1805
      07304 017751
                           JSB OUT2C
                           JSB CS.CM
1806
      07305 017745
                                         TELL CARD TO TRANSMITT
      07306 060400
                           OCT 60400
1807
      07307 017745
                                         NOW ASK FOR A BUFFER
1808
                           JSB CS.CM
      07310 061400
                           OCT 61400
1809
1810
      07311 127744
                           JMP CS.TR, I
                                         RETURN
1811*
1812
     07312 067745 CS%CM LDB CS.CM
                                         GET COMMAND
1813
      07313 160001
                           LDA B, I
1814
     07314 064000
                           LDB A
1815
      07315 017750
                           JSB I.0
1816
      07316 037745
                           ISZ CS.CM
1817
      07317 064000
                           LDB A
      07320 127745
1818
                           JMP CS.CM, I
1819*
1820
     07321 102630 CS%FT OTA DR
      07322 103730
1821
                           STC DR.C
1822
      07323 063442
                                         GET TIME OUT
                           LDA .N64
                           SFC DR
1823
      07324 102230
1824
      07325 027333
                           JMP *+6
                           ISZ B
1825
      07326 034001
      07327 027324
                           JMP *-3
1826
      07330 034000
                           ISZ A
1827
1828
      07331 027324
                           JMP *-5
1829
      07332 127746
                          JMP CS.FT,I
                                         RETURN TIME OUT
1830
      07333 037746
                           ISZ CS.FT
                                         NO SKIP TIME OUT
1831
      07334 127746
                           JMP CS.FT,I
```

PAGE 0047 #01 * HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

```
1833*
           CONSTANTS
1834*
      07335 002400
                     TCCWI OCT 002400
1835
                      TCCWO DCT 001000
1836
      07336 001000
1837*
1838
      07337 007340
                      DFL
                            DEF *+1
1839
      07340 000120
                            OCT 120
                      SP
1840
      07341 000101
                      S A
                            OCT 101
                            OCT 102
1841
      07342 000102
                     $B
1842
      07343 000115
                     $ M
                            OCT 115
1843
      07344
                      DEU.
                            EQU *
      07344 000124
1844
                      $ T
                            OCT 124
     07345 000107
1845
                      $G
                            OCT 107
1846
      07346 000105
                     $E
                            OCT 105
1847
      07347 000117
                            OCT 117
                      $0
1848
      07350 000111
                            OCT 111
                      $ I
      07351 000113
                            OCT 113
1849
                      $K
1850
      07352 000103
                            OCT 103
                      $C
1851
      07353 000104
                            OCT 104
                     $D
      07354 000114
1852
                            OCT 114
                      SL
      07355 000116
                            OCT 116
1853
                      SN
      07356 000125
                            OCT 125
1854
                     $ U
      07357 000122
1855
                     $R
                            OCT 122
      07360 000123
1856
                            OCT 123
                     $S
                            OCT 126
1857
      07361 000126
                     $ V
1858
      07362 000127
                     $W
                            OCT 127
1859
      07363 000045
                     $%
                            OCT 45
      07364 051060
1860
                     $R0
                            ASC 1,R0
1861
      07365 051061
                     $R1
                            ASC 1,R1
      07366 051062
1862
                     $R2
                            ASC 1,R2
      07367 051063
1863
                            ASC 1,R3
                     $R3
      07370 051104
                            ASC 1,RD
1864
                     $RD
1865
      07371 051103
                     $RC
                            ASC 1,RC
      07372 051123
                            ASC 1,RS
1866
                     $RS
1867
      07373 051111
                     $RI
                            ASC 1,RI
1868
      07374 051130
                            ASC 1,RX
                     $RX
1869
      07375 051106
                     SRF
                            ASC 1,RF
1870*
                            ASC 1,LC
      07376 046103
1871
                     SLC
                            ASC 1,ER
ASC 1,!?
ASC 1,RM
      07377 042522
1872
                     SEP
      07400 020477
                     $!?
1873
      07401 051115
1874
                     $RM
```

```
1876
      07402 000001
                     . 1
                            OCT 1
1877
      07403 000002
                     . 2
                            OCT 2
                     .207
                            OCT 207
1878
      07404 000207
      07405 000007
                            DCT 7
1879
                     . 7
                            OCT 15
      07406 000015
1880
                     .15
                            OCT 17
      07407 000017
1891
                     .17
                            OCT 20
1882
      07410 000020
                     .20
                     .21
                            OCT 21
1883
      07411 000021
                     .24
      07412 000024
                            OCT 24
1884
      07413 000040
                     .40
                            OCT 40
1885
                     .60
                            OCT 60
1886
      07414 000060
                     .6412 OCT 6412
      07415 006412
1897
                     .77
                            OCT 77
      07416 000077
1888
                     .100
                            OCT 100
      07417 000100
1889
                            OCT 140
      07420 000140
                     .140
1890
                            OCT 170
1891
      07421 000170
                      .170
                            OCT 177
                      .177
1892
      07422 000177
                     .377
1893
      07423 000377
                            OCT 377
                     .604
                            DCT 604
1894
      07424 000604
                     .1000 OCT 1000
1895
      07425 001000
                     .2100 OCT 2100
1896
      07426 002100
                     .1777 OCT 1777
1897
      07427 001777
      07430 001700
                     .1700 DCT 1700
1898
                     .60K
                            OCT 60000
      07431 060000
1899
                     .76K
                            OCT 76000
1900
      07432 076000
                     .77NK OCT 77777
1901
      07433 077777
                     .100K DCT 100000
      07434 100000
1902
      07435 177777
                     .M1
                            OCT -1
1903
                     .M6
1904
      07436 177772
                            OCT -6
                            OCT -12
1905
      07437 177766
                     .M12
                     .M20
      07440 177760
                            OCT -20
1906
                     .N20
                            DEC -20
      07441 177754
1907
      07442 177700
                            DEC -64
                      .N64
1908
1909*
                                           END OF PAGE 1
                            EQU *
                     EOP1
1910
      07443
1911*
1912
      07743
                            ORG 7743B
                                           REMAINING AREA FOR PAGE 1
1913
      00300
                     RAP1
                            EQU *-EOP1
                     RP.SC NOP
1914
      07743 000000
1915
      07744 027263
                     CS.TR JMP RP%SC
      07745 027276
                     CS.CM JMP CS%TR
1916
      07746 027312
                     CS.FT JMP CS%CM
1917
      07747 027321
                     IN1C JMP CS%FT
1918
      07750 027201
                            JMP IN1C%
                     1.0
1919
      07751 027250
                     OUT2C JMP I%O
1920
                     OUT1C JMP OU%2C
1921
      07752 027223
1922
      07753 027232
                     OUT.N JMP OU%10
1923
      07754 027160
                     IN.N
                           JMP OUTEN
                      P1ERR JMP IN%N
1924
      07755 027131
                            NOP
1925
      07756 000000
                            NOP
      07757 000000
1926
```

PAGE 0049 #01

HP 1000 L/20-VIRTUAL CONTROL PANEL PAGE 1

```
1928*
          CROSS OVER TO LOWER PAGE
1929*
1930 07760 063424 CRSP3 LDA .604
1931
      07761 102601
                          OTA CPUST
1932
     07762 026372
                          JMP LDPTN
                                        RETURN FROM LOADER
1933*
1934*
          VCP BREAK ENTRY POINT (SAME ON ALL PAGES)
1935*
1936 07763 103105
                          CLF 5
                                        INSURE PARITY SENSE
     07764 106713
1937
                          CLC 13B
                                        DISABLE MEMORY MAPS
      07765 103300
1938
                          OCT 103300
                                        SES O,C CHECK INTERRUPTS
     07766 027772
1939
                          JMP *+4
                                        THERE OFF
     07767 073772
1940
                          STA P1.A
                                        SAVE THE A REG.
1941
      07770 003400
                          CCA
                                        INDICATE INTS ON
1942
     07771 027774
                          JMP *+3
1943
     07772 073772
                          STA P1.A
1944
     07773 002400
                          CLA
1945
     07774 073764
                          STA P1.I
1946
     07775 063404
                          LDA .207
                                        INSURE UPPER PAGE
1947
     07776 102601
                          OTA CPUST
1948 07777 026011
                          JMP VCP
                                        CONTINUE FRONT PANNEL ROUTINE
1949*
1950*
          COMMON STORAGE
1951*
1952
     07777
                    P1.CT EQU 1777B+P1
1953
     07776
                    P1.T3 EQU 1776R+P1
1954
     07775
                    P1.T2 EQU 1775B+P1
1955
     07774
                    P1.T1 EQU 1774B+P1
1956 07773
                    P1.T0 EQU 1773B+P1
    07772
1957
                    P1.A EQU 1772B+P1
                    P1.8 EQU 17718+P1
1958 07771
1959 07770
                    P1.E EQU 17708+P1
1960
    07767
                    P1.0 EQU 1767B+P1
1961
     07766
                    P1.GF EQU 1766B+P1
1962
    07765
                    P1.M EQU 1765B+P1
1963
     07764
                    P1.I EQU 1764B+P1
1964
     07763
                    P1.EM EQU 1763B+P1
1965
     07762
                    P1.DF EQU 1762B+P1
                    P1.UN EQU 1761B+P1
1966
     07761
1967
     07760
                   P1.FL EQU 1760B+P1
                   P1.SB EQU 1757B+P1
1968
     07757
1969
     07756
                    P1.SC EQU 1756B+P1
```

```
1971 10000
                           ORG 10000B
1972 10000
                     P2
                           EQU *
                                           PAGE 2 REFERENCE
1973*
1974*
          CONTINUATION LOAD
1975*
1976*
          RAM USER CODE MUST SET GLOBAL REGISTER
1977*
1978*
          LDA 400B
                         SET CORRECT PAGE
1979*
          OTA 1
                           FOR CONTINUATION LOAD
          CLA, INA(CCE)
1980*
                         INDICATE DISC CALL BACK + SUSPEND
1981*
          CPC 5
                         ENABLE ROM
1982*
          JSB 1
                         GO TO DRIVER
1983*
                         HPIB BUS ADDRESS
          . . .
1984*
                         DEVICE UNIT NO. (HEAD FOR 7906)
          . . .
1985*
                         ABSOLUTE STARTING SECTOR
          . . .
                         CYLINDER OFFSET
1986*
          . . .
1987*
1988
      10000 000000
                           NOP
1989
      10001 000000
                           NOP
                                           TURN OFF THE WORLD
      10002 107700
1990
                           CLC 0,C
      10003 103102
                           CLF 2
1991
                                           RE ENABLE GLOBAL REGISTER
      10004 000000
1992
                           NUP
                                           IGNORE POWER FAIL
1993
      10005 000000
                           NOP
                                           IGNORE TRG
1994
      10006 000000
                           NUP
                                           IGNORE PARITY ERRORS
1995
      10007 000000
                           NOP
                                           IGNORE MEMORY PROTECT
1996
      10010 000000
                           NUP
                                           IGNORE UNIMPLEMENTED INST.
1997*
1998
     10011 053104
                           CPA @1
                                           IS THIS A DISC CALL BACK
1999
      10012 026015
                            JMP *+3
2000
      10013 102702
                            STC 2
                                           NO RETURN TO CALLER
2001
      10014 124001
                           JMP B, I
2002*
2003
      10015 063140
                           LDA @404
                                           SET LEDS
      10016 102601
2004
                           OTA CPUST
2005
      10017 060001
                            LDA B
2006
      10020 164000
                                           GET BUS ADDRESS
                            LDB A,I
2007
      10021 077757
                            STB P2.SB
                                           SAVE IT
2008
      10022 002004
                            INA
2009
      10023 164000
                            LDB A,I
                                           GET UNIT NO.
2010
      10024 077761
                            STB P2.UN
                                           SAVE IT
2011
      10025 002004
                            INA
2012
      10026 164000
                           LDB 4,I
                                           GET ABSOLUTE SECTOR COUNT
                           STB P2.FL
2013
      10027 077760
                                           SAVE IT
2014
      10030 002004
                           INA
                           LDB A,I
2015
      10031 164000
                                           GET CYLINDER OFFSET
2016
      10032 077741
                           STB P2C+1
                                           SAVE IT
2017
      10033 002400
                           CLA
2018
      10034 073773
                           STA P2.TO
                                           NO WRITE
2019
      10035 073775
                           STA P2.T2
                                           AUTO EXECUTE (NOT VCP)
      10036 002004
2020
                            INA
2021
      10037 073762
                           STA P2.DF
                                           CLEAR SUSPEND FLAG INDICATE CONT.
2022
      10040 003440
                           CCA, SEZ
                                           NO RETRIES (SUSPEND REQUEST?)
2023
      10041 073762
                            STA P2.DF
                                           SET SUSPEND FLAG
2024
      10042 073777
                           STA P2.CT
                                                                            A-51
2025
      10043 026064
                           JMP DCLD1
                                           EXECUTE LOADER
```

PAGE 0051 #01 * HP 1000 L/20-SERIES LOADERS PAGE 2

2034* HP-IB DTSC LOADER 2035* 2036 10052 063152 DCLD. LDA 0M40 SET PETRY COUNTER 2037 10053 067775 LDB P2.T2 CHECK IF VCP 2038 10054 006002 SZB IF IT IS FROM VCP THEN 2039 10055 063145 LDA 0M2 ALLOW ONE RETRY 2040 10056 073777 STA P2.CT 2041* 2042 10057 067760 LDB P2.FL MPY FILE BY 256 2043 10060 005727 BLF,BLF 2044 10061 077760 STB P2.FL 2045 10062 002400 CLA CLEAR CYLINDER OFFSET 2046 10063 073741 STA P2C+1 2047 10064 017752 DCLD1 JSB DCFR SET ERROR RETURN ADDRESS 2048 10065 026324 JMP DCERX 2049 10066 017742 JSB DC.IN INITIALIZE AND GET DISC TYPE 2050* 2051* DETERMINE IF L OR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2036 10052 063152 DCLD. LDA @M40 SET PETRY COUNTER 2037 10053 067775 LDB P2.T2 CHECK IF VCP 2038 10054 006002 SZB IF IT IS FROM VCP THEN 2039 10055 063145 LDA @M2 ALLOW ONE RETRY 2040 10056 073777 STA P2.CT 2041* 2042 10057 067760 LDB P2.FL MPY FILE BY 256 2043 10060 005727 BLF,BLF 2044 10061 077760 STB P2.FL 2045 10062 002400 CLA CLEAR CYLINDER OFFSET 2046 10063 073741 STA P2C+1 2047 10064 017752 DCLD1 JSB DCFR SET ERROR RETURN ADDRESS 2048 10065 026324 JMP DCERX 2049 10066 017742 JSB DC.IN INITIALIZE AND GET DISC TYPE 2050* 2051* DETERMINE IF L OR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2037 10053 067775 LDB P2.T2 CHECK IF VCP 2038 10054 006002 SZB IF IT IS FROM VCP THEN 2039 10055 063145 LDA 0M2 ALLOW ONE RETRY 2040 10056 073777 STA P2.CT 2041* 2042 10057 067760 LDB P2.FL MPY FILE BY 256 2043 10060 005727 BLF,BLF 2044 10061 077760 STB P2.FL 2045 10062 002400 CLA CLEAR CYLINDER OFFSET 2046 10063 073741 STA P2C+1 2047 10064 017752 DCLD1 JSB DCFR SET ERROR RETURN ADDRESS 2048 10065 026324 JMP DCERX 2049 10066 017742 JSB DC.IN INITIALIZE AND GET DISC TYPE 2050* 2051* DETERMINE IF L OR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2037 10053 067775 LDB P2.T2 CHECK IF VCP 2038 10054 006002 SZB IF IT IS FROM VCP THEN 2039 10055 063145 LDA 0M2 ALLOW ONE RETRY 2040 10056 073777 STA P2.CT 2041* 2042 10057 067760 LDB P2.FL MPY FILE BY 256 2043 10060 005727 BLF,BLF 2044 10061 077760 STB P2.FL 2045 10062 002400 CLA CLEAR CYLINDER OFFSET 2046 10063 073741 STA P2C+1 2047 10064 017752 DCLD1 JSB DCFR SET ERROR RETURN ADDRESS 2048 10065 026324 JMP DCERX 2049 10066 017742 JSB DC.IN INITIALIZE AND GET DISC TYPE 2050* 2051* DETERMINE IF L OR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2038 10054 006002 SZB IF IT IS FROM VCP THEN 2039 10055 063145 LDA 0M2 ALLOW ONE RETRY 2040 10056 073777 STA P2.CT 2041* 2042 10057 067760 LDB P2.FL MPY FILE BY 256 2043 10060 005727 BLF,BLF 2044 10061 077760 STB P2.FL 2045 10062 002400 CLA CLEAR CYLINDER OFFSET 2046 10063 073741 STA P2C+1 2047 10064 017752 DCLD1 JSB DCFR SET ERROR RETURN ADDRESS 2048 10065 026324 JMP DCERX 2049 10066 017742 JSB DC.IN INITIALIZE AND GET DISC TYPE 2050* 2051* DETERMINE IF L UR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2040 10056 073777 STA P2.CT 2041* 2042 10057 067760 LDB P2.FL MPY FILE BY 256 2043 10060 005727 BLF, BLF 2044 10061 077760 STB P2.FL 2045 10062 002400 CLA CLEAR CYLINDER OFFSET 2046 10063 073741 STA P2C+1 2047 10064 017752 DCLD1 JSB DCFR SET ERROR RETURN ADDRESS 2048 10065 026324 JMP DCERX 2049 10066 017742 JSB DC.IN INITIALIZE AND GET DISC TYPE 2050* 2051* DETERMINE IF L OR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2041* 2042 10057 067760
2042 10057 067760 LDB P2.FL MPY FILE BY 256 2043 10060 005727 BLF, BLF 2044 10061 077760 STB P2.FL 2045 10062 002400 CLA CLEAR CYLINDER OFFSET 2046 10063 073741 STA P2C+1 2047 10064 017752 DCLD1 JSB DCFR 2048 10065 026324 JMP DCERX 2049 10066 017742 JSB DC.IN INITIALIZE AND GET DISC TYPE 2050* 2051* DETERMINE IF L UR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2043 10060 005727 BLF,BLF 2044 10061 077760 STB P2.FL 2045 10062 002400 CLA CLEAR CYLINDER OFFSET 2046 10063 073741 STA P2C+1 2047 10064 017752 DCLD1 JSB DCFR 2048 10065 026324 JMP DCERX 2049 10066 017742 JSB DC.IN INITIALIZE AND GET DISC TYPE 2050* 2051* DETERMINE IF L UR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2044 10061 077760 STB P2.FL 2045 10062 002400 CLA CLEAR CYLINDER OFFSET 2046 10063 073741 STA P2C+1 2047 10064 017752 DCLD1 JSB DCFR SET ERROR RETURN ADDRESS 2048 10065 026324 JMP DCERX 2049 10066 017742 JSB DC.IN INITIALIZE AND GET DISC TYPE 2050* 2051* DETERMINE IF L OR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2045 10062 002400 CLA CLEAR CYLINDER OFFSET 2046 10063 073741 STA P2C+1 2047 10064 017752 DCLD1 JSB DCFR SET ERROR RETURN ADDRESS 2048 10065 026324 JMP DCERX 2049 10066 017742 JSB DC.IN INITIALIZE AND GET DISC TYPE 2050* 2051* DETERMINE IF L OR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2046 10063 073741 STA P2C+1 2047 10064 017752 DCLD1 JSB DCFR SET ERROR RETURN ADDRESS 2048 10065 026324 JMP DCERX 2049 10066 017742 JSB DC.IN INITIALIZE AND GET DISC TYPE 2050* 2051* DETERMINE IF L OR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2047 10064 017752 DCLD1 JSB DCFR SET ERROR RETURN ADDRESS 2048 10065 026324 JMP DCERX 2049 10066 017742 JSB DC.IN INITIALIZE AND GET DISC TYPE 2050* 2051* DETERMINE IF L OR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2048 10065 026324 JMP DCERX 2049 10066 017742 JSB DC.IN INITIALIZE AND GET DISC TYPE 2050* 2051* DETERMINE IF L OR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2049 10066 017742 JSB DC.IN INITIALIZE AND GET DISC TYPE 2050* 2051* DETERMINE IF L OR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2050* 2051* DETERMINE IF L UR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2051* DETERMINE IF L OR XL 2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2052* 2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2053 10067 067742 LDB DC.IN SETUP PAGE 2054 10070 060001 LDA B CHECK FOR PAGE
2054 10070 060001 LDA B CHECK FOR PAGE
2055 10071 013142 AND @76K ONLY UPPER ADDRESS
2056 10072 002003 SZA,RSS
2057 10073 026106 JMP DCLMP NEW MAPPED
2058 10074 023142 XOR @76K MAKE COUNT
2059 10075 033112 IOR @100 AND DO A 32K-64 WORD TRANSFER
2060 10076 067743 LDB DC.RW OLD SYSTEM SO CHANGE CYLINDER NO.
2061 10077 077754 STB P2.HC
2062 10100 006700 CLB,CCE AND CLEAR HEAD SECTOR
2063 10101 077753 STB P2.ST
2064 10102 005500 DCLD2 ERB SET BIT 15 FOR NON MAPPED
2065 10103 017743 JSB DC.RW READ OR WRITE DATA
2066 10104 073755 STA P2ERR CLEAR ERROR
2067 10105 027757 JMP RTNP3 RETURN TO PAGE 3

2069	10106	067773	DCLMP	LDB	P2.T0	CHECK IF READ OR WRITE
2070	10107	_		LDA		
2071	10110			CPA		IF W WAS ENTERED THEN WRITE
2072	10111			JMP		
2073	10111			-	DCLM.	
2073	10112				101B	SAVE MAP LOCATION
2075		106624		OTB		IN THE I/O CHIP
2076	10115			CLA	2 11	
2077	10116				101B	
2077		067772			P2.A	GET A REGISTER DATA
2078	10117	-			11B	FNABLE MAPS
2019		026122			*+1	TURN THEM ON
2080		063121			a2000	GO TO MAPPED PAGE
2081		174000		STB		GO 10 MAYES TAGS
2082		002004		INA	7,1	
2083		106713		_	13B	DISABLE MAPS
2085		067771			P2.B	D LURING WAY O
2086		102713			13R	RE ENABLE MAPS
2085		174000			A,I	ND GMADES HAID
		106711		CLC		
2088 2089		026133		JMP		
2089		106524		_	24B	RESTOR MAP REG.
2090		074101			1018	KEDIOK WAL KEO!
2091		067772			P2.A	CHECK IF MAPPED WRITE OR OLD STYLE
2092		006020		SSB	[2 • h	CHECK II THE IN THE IN THE
2093		026251			DCLMW	OLD STYLE
2095		060001		LDA		
2095		067771			P2.8	
2096		006002		SZB	F Z • U	COUNT PARTIAL
				INA		COOKI AKTIKO
2098		002004			a M 1 1	
2099		043150				OVER 8?
2100		002021			,RSS	
2101	10146	026251		JWB	DCLMW	YES THEN OLD STYLE

2103	10147 063067	DCIH IDA	mr. 4 &	COM COUNT FOR AV CA
2103	10147 063067			GET COUNT FOR 1K -64
	10150 006700		, CCE	NON MAPPED
2105	10151 005500	ERB		Nou pran re
2106	10152 017743		DC.RW	NOW READ IT
2107	10153 003400	CCA		NO MORE RETRIES
2108	10154 073777		P2.CT	
2109	10155 067760		P2.FL	ADD 8 SECTRS
2110	10156 060001	LDA		
2111	10157 043111		@10	
2112	10160 073760		P2.FL	
2113	10161 017742	JSB	DC.IN	REEINTIALIZE BUSS
2114	10162 067760	LDB	P2.FL	MOVE FILE COUNT BACK
2115	10163 060001	LDA	В	
2116	10164 043147	ADA	AM10	
2117	10165 073760	STA	P2.FL	
2118	10166 063070	LDA	TR31K	COUNT FOR 31K TRANSFER
2119	10167 064000	LDB	A	
2120	10170 017743	JSB	DC.RW	READ IT
2121	10171 064101	LDB	101B	SAVE MAP
2122	10172 077743	STB	DC.RW	
2123	10173 002400	CLA		
2124	10174 070101		101B	MAP PAGE 1 TO PAGE 0
2125	10175 102711	STC	11B	TURN ON MAPPING
2126	10176 026177	JMP	*+1	ENABLE THEM
2127	10177 063122		a2101	TRY MAPPING INCASE XL BOOT AND L MEM.
2128	10200 007400	CCB		
2129	10201 174000	STB	A,I	
2130	10202 063121	LDA	@2000	
2131	10203 164000	LDB	A,I	SHOULD GET PHY. LOC. 0
2132	10204 101100	RRR		SWAPP A & B
2133	10205 006004	INB		MOVE TO PHY. LOC. 1
2134	10206 164001	LDB	B.I	
2135	10207 106711	CLC		TURN MAPS OFF
2136	10210 026211	JMP		
2137	10211 034101		101B	DID IT STORE
2138	10212 026224		DCLMU	NO THEN XL BOOTX ON L MEMORY
2139	10213 073772		P2.A	SAVE A & B
2140	10214 077771		P2.B	
		- LO	. ~ • • •	

*

```
IS THIS OLD OR NEW?
2142
     10215 002021
                           SSA, RSS
     10216 026255
                           JMP DCLM1
                                         NEW
2143
                                         CHECK IF MEMLOST IS UP
     10217 106501
                    DCLMO LIB CPUST
2144
     10220 005600
2145
                           ELB
2146
     10221 063131
                           LDA @40
                                         THEN
      10222 006020
2147
                           SSB
      10223 026322
                           JMP DCLMX+1
                                            CAN'T LOAD
2148
      10224 063136
                    DCLMU LDA @1700
                                         OK THEN MOVE SAVE AREA
2149
                                          USE AS STORAGE
      10225 073742
                           STA DC. IN
2150
                                           AND EXECUTION TO LAST PAGE
      10226 033142
                           IOR @76K
2151
      10227 167742
                           LDB DC.IN,I
2152
      10230 174000
                           STB A,I
2153
                           ISZ DC.IN
2154
      10231 037742
      10232 002004
                           INA
2155
2156
     10233 002021
                           SSA, RSS
                           JMP *-5
2157
      10234 026227
                                         RESET BREAK ADDRESS
                           LIA 3,C
2158
      10235 103503
                           IOR @76K
2159
      10236 033142
                           OTA 3,C
2160
      10237 103603
                                         NOW MOVE EXECUTION TO THAT ADDRESS
2161
      10240 063142
                           LDA @76K
     10241 032243
                           IOR *+2
2162
     10242 124000
                           JMP A, I
2163
2164
     10243 000244
                           DEF *+1-P2
2165
      10244 063142
                           LDA 076K
                                         UPDATE STRING POINTER
      10245 067762
2166
                           LDB P2.DF
      10246 006002
                                          IF NOT ZERO
2167
                           SZB
      10247 044000
                           ADB A
2168
      10250 077762
                           STB P2.DF
2169
                                          RE INITIALIZE BUS
      10251 017742
                    DCLMW JSB DC.IN
2170
                                          DU 32K - 64 WORDS
2171
      10252 063112
                           UDA 9100
      10253 006700
                                          SET FOR NORMAL DMA TRANSFER
                           CLB, CCE
2172
                           JMP DCLD2
                                          GO DO IT
2173
     10254 026102
2174
     10255 067743
                   DCLM1 LDB DC.RW
                                          RESTORE MAP LOCATION
2175
     10256 074101
                           STB 1018
                                          ANY MORE BLOCKS?
     10257 002003
                           SZA, RSS
2176
                                          NO
2177
      10260 026321
                           JMP DCLMX
                                          RESTORE B REG
                           LDB P2.B
2178
      10261 067771
                                          MUST BE A MAPPED FILE
      10262 006002
                           SZB
2179
                                          IF PARTIAL THEN DO ONE MORE FULL ONE
      10263 002004
2180
                           INA
                           ADA 9M1
                                          MOVE IT BACK ONE
      10264 043144
2181
      10265 070001
                           STA B
2182
      10266 043147
                           ADA QM10
                                          CHECK IF OLD GENERATOR TYPE
2183
                                          IF OVER 8
      10267 002021
                           SSA, RSS
2184
                                          YES THEN MOVE TO OTHER PAGE
                           JMP DCLMO
2185
      10270 026217
```

```
2187
     10271 002400
                           CLA
                                          CLEAR MAP POINTER
      10272 073740
                           STA P2C
2188
      10273 060001
                           LDA B
                                          RESTORE A REG.
2189
      10274 043144
                    DCLM2 ADA GM1
2190
      10275 002020
2191
                           SSA
      10276 026321
                           JMP DCLMX
2192
                           OTA 24B
                                          SAVE BLOCK COUNT
      10277 102624
2193
                                          SET NEXT FILE NUMBER
2194
      10300 102525
                           L1A 25B
2195
      10301 002004
                           TNA
                                          MOVED TO NEXT FILE
                           OTA 25B
2196
      10302 102625
                                          POINT TO NEXT FILE AREA
                           LDB P2.FL
2197
      10303 067760
2198
      10304 060001
                           LDA B
      10305 043066
                           ADA @D256
2199
                           STA P2.FL
      10306 073760
2200
                           JSB DC.IN
                                          SET UP BUS
      10307 017742
2201
                                          UPDATE MAPE POINTER
                           LDB P2C
2202
      10310 067740
2203
      10311 060001
                           LDA B
2204
      10312 043131
                           ADA 840
                                          NEXT 32K BLOCK
                           STA P2C
                                          SAVE IT
2205
      10313 073740
                                          AND PASS IT AS A PARAMETER
2206
      10314 070001
                           STA B
      10315 002400
                           CLA
2207
                                          READ DATA
      10316 017743
                           JSB DC.RW
2208
      10317 102524
                           LIA 24B
                                          CHECK IF DONE
2209
      10320 026274
                           JMP DCLM2
2210
      10321 002400
                     DCLMX CLA
2211
2212
      10322 073755
                           STA P2FRR
2213
      10323 027757
                           JMP RTNP3
2214*
2215*
     10324 067755
                    DCERX LDB P2ERR
                                          SAVE CURRENT ERROR
2216
                           LDA @10
     10325 063111
                                          START ALL OVER
2217
     10326 073755
                           STA PZERR
2218
                                          CHECK IF RETRY
     10327 037777
                           ISZ P2.CT
2219
2220
     10330 026064
                           JMP DCLD1
                                          YES
                                          RESTOR ERROR
2221
     10331 077755
                           STB P2ERR
                                          RETURN TO PAGE 3
2222
     10332 027757
                           JMP RINP3
2223*
2224*
          INITIALIZE BUS
2225*
     10333 063111
                                          SET ERROR 10
                     DC%IN LDA @10
2226
      10334 073755
                           STA P2ERR
2227
      10335 017747
                           JSB PHI
2228
                           OCT 070200
                                          PHI ON-LINE
      10336 070200
2229
                           JSB PHI
      10337 017747
2230
                           OCT 060063
      10340 060063
                                          REN, TEC, WRITE, FLUSH FIFO
2231
                                          ABOUT A 1 MILLISEC DELAY
2232
      10341 063065
                           LDA N250
2233
      10342 002006
                           INA, SZA
                           JMP *-1
      10343 026342
2234
                                          CLEAR HEAD NUMBER
      10344 073776
                           STA P2.T3
2235
                           JSB PHIFL
                                          FLUSH PHI FIFO'S
      10345 017751
2236
```

PAGE 0056 #01

*

```
READ AND SET DISC TYPE
2238*
2239*
                                         SET ERROR 11
2240 10346 037755
                          ISZ PZERR
                                         TELL PHI TO LISTEN WITH
2241
     10347 017745
                          JSB PHI.L
2242
     10350 000537
                          OCT 537
                                         A SECONDARY OF UNTALK
                          LDB P2.SB
                                         BUTLD SECONDARY WITH HPIB ADD
2243
     10351 067757
2244
     10352 060001
                          LOA B
     10353 033071
                          TOR TLK
2245
     10354 033072
                          TOR LSN
2246
     10355 017750
                          JSR HPIB
2247
                          JSB PHI
      10356 017747
2248
      10357 001002
                          OCT 1002
2249
                                         GET DISC TYPE
2250
      10360 017746
                          JSB PHI.I
2251
     10361 001727
                          ALF, ALF
     10362 073745
                          STA PHI.L
                                         SAVE DATA
2252
2253
     10363 017746
                          JSB PHI.I
     10364 067745
                          LDB PHI.I.
                                         ADD PREVIOUS BYTE
2254
     10365 044000
                          ADB A
2255
     10366 077743
                          STB DC.RW
                                         SAVE DISC TYPE
2256
2257*
          DO A UNIVERSAL DEVICE CLEAR AND
2258*
2259*
          READ STATUS
2260*
2261
     10367 037755
                           ISZ PZERP
                                         SET ERROR 12
                                         PHI TALK
2262
     10370 017744
                           JSB PHI.T
     10371 000424
                          OCT 424
                                         UNIVERSAL DEVICE CLEAR
2263
                          JSB PHI.T
     10372 017744
                                         PHI TLK
2264
                          OCT 550
     10373 000550
2265
     10374 017747
                           JSB PHI
2266
                          OCT 3
      10375 000003
                                         READ STATUS
2267
      10376 067761
                          LDB P2.UN
2268
2269
      10377 060001
                          LDA B
2270
     10400 033113
                           IOR BIT9
                                         ADD BIT9
                                         PASS IT TO CARD
2271
     10401 017750
                           JSB HPIB
2272
                                         PHI LSN
     10402 017745
                           JSB PHI.L
2273
     10403 000550
                           OCT 550
     10404 017747
                           JSB PHI
2274
                                         TRANSFER 3 BYTES
     10405 001003
                           OCT 1003
2275
     10406 017746
                                         GET BYTE
                           JSB PHI.I
2276
      10407 037755
                           ISZ PZERR
                                         SET ERROR 13
2277
2278
      10410 002002
                           SZA
                                         CHECK FOR ERROR
                                           YES RETURN WITH AN ERROR
2279
      10411 127752
                           JMP DCER, I
      10412 017746
                           JSB PHI.I
                                         SKIP NEXT BYTE
2280
      10413 017746
                           JSB PHI.I
                                         READ DISC TYPE
2281
     10414 001300
                                         ELIMINATE BIT O
2282
                           RAR
     10415 013126
                           AND 017
                                         USE 4 BITS FOR ID
2283
2284
     10416 073751
                          STA PHIEL
                                         SAVE FOR CONVERSION
```

PAGE 0057 #01 * HP 1000 L/20-SERIES LOADERS PAGE 2

2286* TAKE DISC TYPE AND CONVERT TO DISC 2287*	PARAMETERS
	POINTER TO DISC TYPE
2289 10420 073745 STA PHI.I	STATEM TO DIDE TIPE
	EVE DISC TYPE
2291 10422 060001 LDA B	
	FLOPPY?
2293 10424 026471 JMP DTYPE YES	
	VE TO NEXT TYPE
	FLOPPY
2296 10427 026471 JMP DTYPE	
2297 10430 037745 ISZ PHI.L	
2298 10431 053104 CPA @1 7910	FIXED DISC
2299 10432 026471 JMP DTYPE	
2300 10433 037745 ISZ PHI.L MOVE	TO NEXT ENTRY
2301 10434 053106 CPA 83 INTEG	RATED DISC CONTROLLER?
2302 10435 026443 JMP *+6 YES	
	NOT IDENTIFIED
	IF FILE NO. IS ZERO
2305 10440 006002 SZB IF SO	THEN GO AHEAD
	TURN ERROR
	YLINDER MODE
	D FROM CONTROLLER
2309 10444 060001 LDA B	
2310 10445 053104 CPA 91 7920?	
2311 10446 026457 JMP DCFM YES D	O FILE MASK FIRST
2312 10447 037745 ISZ PHI.L	
2313 10450 053106 CPA @3 7925?	
	O A FILE MASK FIRST
2315 10452 037745 ISZ PHJ.L	
2316 10453 002002 SZA 7906?	
2317 10454 026436 JMP DTYER	
2318 10455 007400 CCB	3.80 (13178 H.C.)
•	ATE UNIT = HEAD
2320* 2321* SEND FILE MASK	
2321* SEND FILE MASK 2322*	
	RROR 14
	FILE MASK TO 7906
2325 10461 000550 OCT 550	FILE MASK 10 7900
2326 10462 017747 JSB PHI	
	ILE MASK
	E AUTO TRACK INCREMENT AND SPARING
	IS A 7906?
2330 10466 006003 SZB,RSS	
·	
2331 10467 033105 IOR @2 NO TH	EN CYLINDER MODE

PAGE 0058 #01

*

```
CONVERT FILE NO. TO CYLINDER-HEAD-SECTOR
2334*
2335*
                                          GET POINTER
2336
      10471 067745
                    DIYPE LDB PHI.L
      10472 160001
                                          SET NO. OF SECTRS PER TRACK
2337
                           LDA B,I
                           AND 9377
                                          GET SECTRS PER TRACK
      10473 013135
2338
                                          MAKE IT NEG
2339
      10474 003004
                           CMA, INA
      10475 073753
                                          SAVE IT
2340
                           STA P2.ST
                           LDA B,I
                                          SET NO. OF HEADS PER CYLINDER
2341
      10476 160001
2342
      10477 001727
                           ALF, ALF
                           AND Q17
2343
      10500 013126
2344
      10501 003004
                           CMA, INA
                           STA P2.HC
2345
      10502 073754
                                          SET OLD STYLE OF FILE / CYLINDER
      10503 160001
                           LDA B,I
2346
2347
      10504 001700
                           ALE
                           AND @17
2348
      10505 013126
2349
      10506 003004
                           CMA, INA
2350
      10507 073774
                           STA P2.T1
                                          SAVE AS COUNT
2351
      10510 067760
                           LDB P2.FL
                           LSR 8
2352
      10511 101050
                           CLA
2353
      10512 002400
2354
      10513 040001
                           ADA B
2355
      10514 037774
                           ISZ P2.T1
      10515 026513
                           JMP *-2
2356
                           STA DC.RW
2357
      10516 073743
                                          SAVE LODE STYLE
2358
      10517 002400
                           CLA
                                          NOW GET NO SECTRS
2359
      10520 067760
                           LDB P2.FL
2360
      10521 077774
                           STB P2.T1
2361
      10522 047753
                           ADB P2.ST
2362
      10523 006020
                           SSB
2363
      10524 026527
                           JMP *+3
2364
      10525 002004
                           INA
      10526 026521
2365
                           JMP *-5
                                          REMAINDER IS THE SECTUR OFF SET
2366
      10527 067774
                           LDB P2.T1
                                          SAVE IT
2367
      10530 077753
                           SIB P2.ST
2368
                           LDB A
                                          NOW GET NUMBER OF CYLINDERS
      10531 064000
2369
      10532 002400
                           CLA
2370
      10533 077774
                           STB P2.T1
2371
      10534 047754
                           ADB P2.HC
2372
      10535 006020
                           SSB
2373
      10536 026541
                           JMP *+3
2374
      10537 002004
                           INA
                           JMP *-5
2375
      10540 026533
      10541 073754
                           STA P2.HC
                                          SAVE CYLINDER
2376
2377
      10542 067774
                           LDB P2.T1
                                          NOW ADD HEAD TO SECTR WORD
2378
      10543 005727
                           BLF, BLF
2379
      10544 047753
                           ADB P2.ST
2380
      10545 077753
                           STB P2.ST
2381
      10546 127742
                           JMP DC.IN, I
                                          NOW RETURN
```

PAGE 0059 #01 * HP 1000 L/20-SERIES LOADERS PAGE 2

2383*	SE	EEK REA	DIWRITE	DSJ	
2384*					MAN GOLDE DU A POD OVER COLLEGE
		000066	DC#RW	CLE, ELA	MPY COUNT BY 2 FOR BYTE COUNT PASS COUNT TO INTERFACE
		102623			
		103101		CLO	SET READ
		060001		LDA B	NOU ANDAY TO LOTTE
		067773		LDB P2.TO	NOW CHECK IF WRITE
		101100		RRR 16	TO THE LUBERTY
		053156		CPA \$2W	IS IT A WRITE?
		102101		STO	YES
		063074		LDA DCDCW	GET DMA CONTROL WORD
2394		006021		SSB,RSS	IS THIS MAPPED
		002004		INA	YES USE MAP REGISTER 1
		102301		SOS	READ / WPITE
		033115		IOR 0200	READ
		102621		OTA 21P	
		060001		LDA B	STARTING ADDRESS
		006021		SSB,RSS	IS THIS ADDRESS OR MAPPED
		006400		CLB	MAPPED THEN O ADDRESS
		106622		OTB 22B	arva urb achmanna
		064141		LDB 1418	SAVE MAP CONTENTS
		077742		STB DC.IN	W
		106521		LIB 21B	NEED MAPPING?
		004010		SLB	nas vallara van
		070141		STA 141B	
		063125		LDA 015	SET ERROR 15
		073755		STA PZERR	m r.
		017744		JSB PHI.T	PHI TLK
2411		000550		OCT 550	SECONDARY
		017747		JSB PHI	- C C.
		000002		OCT 2	SEEK
		067776		LDB P2.T3	CHECK FOR UNIT HEAD SWAP
		060001		LDA B	
		006400		CLB	B WWW B 1 (4):18
		002003			IS THERE A SWAP
2418		067761		LDB P2.UN	NO - GET UNIT
		060001		LDA B	
2420		017750		JSB HPIB	as multiples
2421		067754		LDB P2.HC	SET UPPER CYLINDER
2422		047741		ADB P2C+1	ADD CYLINDER OFFSET
		060001		LDA B	
2424		001727		ALF, ALF	
2425		013135		AND 0377	
2426		017750		JSB HPIB	
2427		067754		LDB P2.HC	GET CYLINDER NUMBER
2428		047741		ADB P2C+1	ADD CYLINDER OFFSET
2429		060001		LDA B	SET LOWER CYLINDER
2430		013135		AND 8377	
2431	10625	017750		JSB HPIB	

2433	10626 06775	LDB P2.S	T SET HEAD
2434	10627 06000	1 LDA B	
2435	10630 00172	27 ALF, ALF	
2436	10631 01313	35 AND 9377	
2437	10632 06777	6 LDB P2.T	CHECK FOR UNIT HEAD SWAP
2438	10633 00600	og sza	
2439	10634 06776		N
2440	10635 03000		
2441	10636 01775		
2442	10637 06775	53 LDB P2.S	r SET SECTOR
2443	10640 06000		
2444	10641 01313	35 AND @377	
2445	10642 03311	3 IOR BIT9	SET SECTOR + EOI
2446	10643 01775	JSB HPIB	
2448*	PEAD OF	R WRITE	
2449*			
2450	10644 03775	55 ISZ P2ER	R SET ERROR 16
2451	10645 01774	JSB PHI.	T PHI TLK
2452	10646 00055	50 OCT 550	SECONDARY
2453	10647 10220	oi soc	READ OR WRITE?
2454	10650 02665	54 JMP *+4	
2455	10651 01774	47 JSB PHI	
2456	10652 00000	05 OCT 5	READ
2457	10653 02665	56 JMP *+3	
2458	10654 01774	47 JSB PHI	
2459	10655 0000	10 OCT 10	WRITE
2460	10656 06776	51 LDB P2.U	N GET UNIT
2461	10657 06000	D1 LDA B	
2462	10660 0331:	IOR BIT9	ADD EOI
2463	10661 01775	50 JSB HPIB	PASS IT TO CARD
2464	10662 10230	01 SOS	READ OR WRITE?
2465	10663 02666	57 JMP *+4	
2466	10664 01774	44 JSB PHI.	T WRITE
2467	10665 0005		
2468	10666 0266		
2469	10667 0177		L PHI LSN
2470	10670 0005		SECONDARY
2471	10671 0177		
2472	10672 0014		UNCOUNTED XFER
2473	10673 0177		
2474	10674 0600		O TELL PHI TO INPUT

```
2476*
          SET UP DAM TRANSFER AND START IT
2477*
                                         SET PHI FOR DMA INPUT BYTE PACKED
2478
     10675 063073
                           LDA CMDE
2479
      10676 102201
                           SOC
      10677 001665
                           ELA, CLE, ERA
                                          MAKE IT DUTPUT
2480
      10700 102631
                           OTA CTL
2481
                           STC 21B,C
                                         START DMA
      10701 103721
2482
2483
     10702 037755
                           ISZ PZERR
                                          SET ERROR 17
                           LDA aM20
2484
     10703 063151
                           STA PHI
                                         START TIME OUT
2485
     10704 073747
     10705 034000 DCLO ISZ A
2486
2487
     10706 026717
                           JMP DCSFS
2488
     10707 037747
                           ISZ PHI
2489
     10710 026717
                           JMP DCSES
                                          SHUT DOWN DMA
     10711 107721
                           CLC 21P,C
2490
                                          RESTORE MAP DATA
     10712 067742
                           LDB DC.IN
2491
                                          WAS THIS MAPPED
2492
     10713 102521
                           LIA 21B
2493
     10714 000010
                           SLA
     10715 074141
                                         YES RESTOR 141
2494
                           STB 141B
                           JMP DCER, I
     10716 127752
                                           TIMED OUT SO ERROR
2495
     10717 102323
                                          TS IT READY
                    DCSFS SFS 23B
2496
     10720 026705
                           JMP DCLO
                                          NO CHECK TIME OUT
2497
                           CLC 21B,C
                                         YES SHUT DOWN THE REST OF DMA
     10721 107721
2498
                                          RESTORE MAPP
     10722 067742
2499
                           LDB DC.IN
                                          WAS THIS MAPPED?
2500
     10723 102521
                           LIA 21B
     10724 000010
                           SLA
2501
                                          YES RESTOR 141
2502
     10725 074141
                           STB 141B
                                          SET ERROR 20
2503
     10726 037755
                           ISZ PZERR
     10727 102222
                           SEC 22B
                                          CHECK FOR PARITY ERROR
2504
                                           YES SO ERROR
     10730 127752
                           JMP DCER, I
2505
                                          SET ERROR 21
     10731 037755
                           ISZ PZERP
2506
                                          GET UNLISTEN
2507
     10732 062756
                           LDA UNL
                                         ONLY IF IT'S A WRITE
     10733 102201
                           SOC
2508
     10734 017750
                           JSB HPIB
                                         YES OUTPUT IT
2509
2510
     10735 102301
                           SOS
2511
     10736 017751
                           JSB PHIFL
                                         FLUSH PHI FIFOS
2512*
2513* DSJ REQUEST
2514*
                           ISZ P2ERR
                                          SET ERROR 22
      10737 037755
2515
                                          PHI LSN
      10740 017745
2516
                           JSB PHI.L
                                          SECONDARY (DSJ)
2517
      10741 000560
                           OCT 560
      10742 017747
                           JSB PHI
2518
      10743 001001
                           OCT 1001
                                          COUNTED XFER OF 4
2519
      10744 017746
                           JSB PHI.I
                                          GET BYTE
2520
2521
      10745 037755
                           ISZ P2ERR
                                          SET ERROR 23
                                          WAS THERE AN ERROR
2522
     10746 002002
                           SZA
                                            REPORT ERROR
     10747 127752
                           JMP DCER, I
2523
     10750 127743
                          JMP DC.RW,I
                                          RETURN
2524
```

```
2526*
          TELL PHI TO TALK AND DISC TO LISTEN
2527*
          AND PASS A SECONDARY
2528*
2529
     10751 017747
                    PHI&T JSB PHI
2530
      10752 031002
                           OCT 31002
                                         PHI OUTPUT COMMAND
2531
      10753 017747
                           JSB PHI
2532
      10754 000537
                           OCT 537
                                         UNT
      10755 017747
                           JSB PHI
2533
                           OCT 477
2534
     10756 000477
                    UNL
                                         UNL
2535
     10757 017747
                           JSB PHI
2536
     10760 000536
                           OCT 536
                                         CTLR LSN
2537
     10761 067757
                           LDB P2.SB
                                         GET DISC ADDRESS
2538
     10762 060001
                           LDA B
2539
     10763 033072
                           IOR LSN
                                         ADD LISTEN BIT
2540
     10764 017750
                           JSB HPIB
2541
     10765 067744
                           LDB PHI.T
     10766 160001
2542
                           LDA B,I
                                         GET DATA
     10767 017750
2543
                           JSB HPIB
                                         PASS IT TO CARD
2544 10770 037744
                           ISZ PHI.T
                                         ADJUST RETRUN
2545
     10771 127744
                           JMP PHI.T.I
                                         RETURN
2546*
2547*
          TELL PHI TO LISTEN AND DISC TO TALK
2548*
          AND PASS A SECONDARY
2549*
2550 10772 017747
                    PHI%L JSB PHI
2551
     10773 031002
                           OCT 31002
                                         PHI OUTPUT COMMAND
2552
     10774 017747
                           JSB PHI
2553
     10775 000537
                           OCT 537
                                         UNT
2554
     10776 017747
                           JSB PHI
2555
     10777 000477
                           OCT 477
                                         UNL
2556
     11000 017747
                           JSB PHI
2557
     11001 000476
                           OCT 476
                                         CTLR LSN
2558
     11002 067757
                           LDB P2.SB
                                         GET DISC ADDRESS
2559
      11003 060001
                           LDA B
     11004 033071
                           TOR TLK
2560
                                         ADD TALK BIT
      11005 017750
2561
                           JSB HPIB
2562
      11006 067745
                           LDB PHI.L
      11007 160001
2563
                           LDA B,I
                                         GET DATA
2564
      11010 017750
                           JSB HPIB
                                         PASS IT TO CARD
2565
      11011 037745
                           ISZ PHI.L
                                         ADJUST RETRUN
2566
      11012 127745
                           JMP PHI.L.I
                                         RETURN
2567*
2568
     11013 063054 PHI%I LDA PIN
                                         GET INPUT COMMAND
      11014 017750
                                         PASS IT TO CARD
2569
                           JSB HPIB
2570
      11015 017747
                           JSB PHI
2571
      11016 100000
                           OCT 100000
                                         TELL CARD TO INPUT
2572
     11017 102530
                           LIA DR
                                         AND THEN GET DATA
2573
     11020 013135
                           AND @377
                                         MASK OFF UPPER BYTE
2574
     11021 127746
                           JMP PHI.I,I
                                         RETURN
```

```
2576
     11022 067747
                    PHI% LDB PHI
                                         GET DATA
2577
      11023 160001
                           LDA B,I
                                         PASS IT TO CARD
2578
      11024 102630
                           OTA DR
                           STC DR,C
                                         PASS TO PHI
2579
      11025 103730
      11026 037747
                           ISZ PHI
                                          ADJUST RETURN
2580
2581
     11027 127747
                           JMP PHI, I
                                          AND RETURN
2582*
     11030 102630 HPTB% OTA DR
2583
                           STC DR.C
2584
     11031 103730
                                          WAIT FOR IT
     11032 063145
                           LDA aM2
2585
     11033 034001
                           ISZ B
2586
     11034 027040
                           JMP *+4
2587
     11035 034000
                           TSZ A
2588
     11036 027040
                           JMP *+2
2589
2590
     11037 127752
                           JMP DCER, I
                                           WAITED LONG ENOUGH
2591
      11040 102330
                           SES DR
2592
     11041 027033
                           JMP *-6
      11042 127750
                           JMP HPIB, I
2593
2594*
                                          ENABLE FLAG
2595
     11043 063073 PHIF% LDA CMDF
     11044 102631
                           OTA CTL
2596
     11045 017747
                           JSB PHI
2597
                           OCT 60043
                                          FLUSH OUTBOUND FIFO
2598
     11046 060043
     11047 017747
                           JSB PHI
2599
                           OCT 31002
2600
     11050 031002
2601
     11051 017747
                           JSB PHI
                                          TELL DISC TO SHUT UP
     11052 000537
                           OCT 537
2602
     11053 017747
                           JSB PHI
2603
                           OCT 31004
                                          SET FLAG WHEN FIFO HAS DATA
     11054 031004 PIN
2604
     11055 063073
                           LDA CMDF
                                          GET FLAG ENABLE
2605
                           OTA CTL
      11056 102631
2606
                                          SET MAX LOOP
      11057 063151
                           LDA GM20
2607
2608
      11060 002006
                           INA, SZA
                                          ANY DATA
      11061 102330
                           SFS DR
2609
2610
      11062 127751
                           JMP PHIFL, I
                                          NO EXIT
                                          YES EMPTY IT
                           STC DR,C
2611
      11063 103730
                           JMP *-4
                                          TRY AGAIN
      11064 027060
2612
2613*
                                          1 MS DELAY COUNT
                     N250 DEC -250
     11065 177406
2614
                     @D256 DEC 256
      11066 000400
2615
                           DCT 176100
      11067 176100
                     TR1K
2616
                     TR31K OCT 102000
      11070 102000
2617
      11071 000500
                     TLK
                           OCT 500
2618
2619
      11072 000440
                     LSN
                           DCT 440
                    CMDF
                           OCT 103004
2620
      11073 103004
                    DCDCW OCT 60000
      11074 060000
2621
                                                   HEADS PER CYL / SECTORS PER TRA
      11075 011076
                     DCTYP DEF *+1
                                          OLD
2622
                                                   2/16 MIN1 FLOPPY
      11076 101020
                           OCT 101020
                                          8
2623
                           OCT 051036
                                                   2/30 88010-20
      11077 051036
                                          5
2624
                           OCT 041040
                                          4
                                                   2/32 7910
      11100 041040
2625
      11101 022460
                           OCT 022460
                                          2
                                                   5/48 7920
2626
                                                   9/64 7925
2627
      11102 014500
                           OCT 014500
                                          1
                                                   1/48 7906
2628
      11103 060460
                           OCT 060460
                                          6
```

```
2675*
2676
     11155 000123
                    $25
                          OCT 123
     11156 000127 $2W
                          OCT 127
2677
2678*
     11157 060001
2679
                    P2C%
                          LDA B
                                         SAVE DATA
     11160 067741
                                         GET ADDRESS
2680
                          LDB P2C+1
      11161 101100
2681
                          RRR 16
                                         SWAP A&B
      11162 013154
                          AND aN64
2682
2683
     11163 101100
                          RKR 16
                                         SWAP BACK
                          CMB, INB
                                         MAKE IT NEGATIVE
2684
     11164 007004
2685
     11165 047773
                          ADB P2.TO
                                         NOW ADD STORE ADDRESS
     11166 101100
                          RRR 16
                                         SWAP A&B
2686
     11167 002020
                                         IF NEGATIVE THEN OK
2687
                          SSA
     11170 127740
                                         OK STORE CONTENTS
                          JMP P2C.I
2688
2689
     11171 043154
                          ADA 9N64
                                         PAST 64 LOCATIONS?
2690
     11172 002020
                          SSA
     11173 037740
                          ISZ P2C
                                         NO SKIP STORE
2691
2692
     11174 127740
                          JMP P2C, I
                                         RETURN
2693*
2694
                    EOP2 EQU *
                                         END OF PAGE 2
     11175
2695*
     11740
                          ORG 11740B
2696
      00543
                    RAP2
                          EQU *-FOP2
                                         REMAINING AREA FOR PAGE 2
2697
2698
     11740 000000
                    P2C
                          NOP
     11741 017741
                          JSB *
                                         SET CUPRENT ADDRESS
2699
2700
     11742 027157
                    DC.IN JMP P2C%
                                         GO CHECK ADDRESS
2701
     11743 026333
                    DC.RW JMP DC%IN
2702
     11744 026547
                    PHI.T JMP DC%RW
2703
     11745 026751
                    PHI.L JMP PHI%T
2704
     11746 026772
                    PHI.I JMP PHI%L
2705
     11747 027013
                    PHI
                          JMP PHI%T
2706
     11750 027022
                    HPTB JMP PHI%
2707
     11751 027030
                    PHIFL JMP HPIB%
2708
     11752 027043
                    DCER JMP PHIF%
2709
     11753 067752
                    P2.ST LDB DCER
2710
     11754 006004
                    P2.HC INB
2711
     11755 124001
                    P2ERR JMP B,I
2712
     11756 000000
                          NOP
```

PAGE 0066 #01

```
PETURN TO PAGE 3
2714*
2715*
2716 11757 063141
                    RTNP3 LDA @604
     11760 007400
                          CCB
2717
                          OTA CPUST
     11761 102601
2718
                          JMP LDP2
                                       ENTRY FROM LOADER SECTION
2719 11762 026044
2720*
          RFP ENTRY POINTBREAK ENTRY POINT (SAME ON OTHER PAGE)
2721*
2722*
2723 11763 103105 P2VCP CLF 5
                                        INSURE PARITY SENSE
                                        DISABLE MAPING
     11764 106713
                          CLC 13B
2724
                                        SFS 0,C CHECK INTERRUPTS
                          OCT 103300
     11765 103300
2725
                          JMP *+4
                                        THERE OFF
     11766 027772
2726
                                        SAVE THE A REG.
                          STA P2.A
     11767 073772
2727
                                        INDICATE INTS ON
2728
     11770 003400
                          CCA
                          JMP *+3
2729
     11771 027774
     11772 073772
                          STA P2.A
2730
     11773 002400
                          CLA
2731
                          STA P2.I
2732
     11774 073764
                                        INSURE UPPER PAGE
      11775 063120
                    P2VCO LDA @207
2733
      11776 102601
                          OTA CPUST
2734
      11777 027775
                          JMP P2VC0
                                        LOOP IF ERROR
2735
2736*
         COMMON STORAGE
2737*
                   P2.CT EQU 1777B+P2
2738 11777
2739*
2740
     11776
                    P2.T3 EQU 1776B+P2
     11775
                    P2.T2 EQU 1775B+P2
2741
2742
                    P2.T1 EQU 1774B+P2
     11774
                    P2.T0 EQU 1773B+P2
2743
    11773
                    P2.A EQU 1772B+P2
2744
    11772
                    P2.B EQU 1771P+P2
2745 11771
                    P2.E EQU 1770B+P2
2746
    11770
2747
    11767
                    P2.0 EQU 1767B+P2
                    P2.GF EQU 1766B+P2
2748
     11766
2749
     11765
                    P2.M EQU 1765B+P2
                    P2.I EQU 1764B+P2
2750
     11764
                    P2.EM EQU 1763B+P2
2751
     11763
                    P2.DF EQU 1762B+P2
2752
      11762
                    P2.UN EQU 1761B+P2
2753
      11761
                    P2.FL EQU 1760B+P2
2754
      11760
                    P2.SB EQU 1757B+P2
2755
      11757
                    P2.SC EQU 1756B+P2
2756
      11756
```



```
ORG 12000B
2758 12000
2759 12000 P3
                                      PAGE 3 REFERENCE
                             EQU *
2760*
2761*
            RE-ENTRY TO LOADERS FOR CONTINUATION
2762*
2763*
2764*
           CCA
2765*
           OTA 1
2766*
            CLC 2
            JSB 1
2767*
2768*
2769*
           THIS SEQUENCE WILL RE-ENABLE THE ROMS AND
2770*
            LOAD THE NEXT CONSECUTIVE PROGRAM
2771*
2772 12000 000000
                              NOP
2773 12001 000000
                              NOP
2774 12002 107700
                              CLC 0,C
                                              TURN OFF THE WORLD
2775 12003 002400
                              CLA
                                              LOAD NEXT PROGRAM
      12004 000000
2776
                              NOP
                                              IGNORE POWER FAIL
      12005 000000
2777
                             NOP
                                             IGNORE PARITY ERRORS
2778 12006 000000
                                             IGNORE TBG
                             NOP
2779 12007 000000
                                             IGNORE MEMORY PROTECT
                             NOP
                                             IGNORE UNIMPLEMENTED INST.
2780 12010 000000
                             NOP
2781 12011 102503 LIA 3 GET FLAG
2782 12012 002021 SSA,RSS IS IT AUTO MODE?
2783 12013 026020 JMP LDR+2 YES - DO NEXT LOAD
2784 12014 102702 STC 2 NOT CONTINUE SO
2785 12015 124001 JMP B,I RETURN TO PROGRAM
```

```
BOOT LOADERS SECTION
2787*
          II.
               DETERMINE WHICH LOADER TO USE
2788*
2789*
                          CLC 0,C
                                         RESET THE WORLD
2790
     12016 107700
                    LDR
                          CLB, CLE, RSS
2791
     12017 006501
                                         SET FOR SEQUENTIAL LOADING
2792
     12020 006700
                          CLB, CCE
     12021 077773
                          STB P3.T0
2793
                                         INDICATE POWER UP BOOTING
     12022 077775
                          STB P3.T2
2794
                          SIB P3.DF
2795
     12023 077762
     12024 077756
                          STB P3.SC
2796
                                         CLEAR ANY ERRORS
2797
     12025 077755
                          STB P3ERR
     12026 063547
                          LDA #604
                                         TNDICATE IN LOADER
2798
     12027 102601
                          OTA CPUST
2799
                                         GET CPU STATUS
      12030 102501
                          LIA CPUST
2800
                                         POSITION LOADER BITS
                          ALF, ALF
2801
      12031 001727
      12032 002011
                          SLA, RSS
                                         SPECIAL OPTIONS?
2802
2803
      12033 026072
                          JMP SPCL
                                         YES
2804
      12034 002040
                          SEZ
                                         CONTINUATION?
                           JMP LDCON
                                         YES
2805
      12035 026224
                                         NO CHECK IF THERE IS SOMETHING TO RESTAR
      12036 064004
                          LDB 4
2806
2807
     12037 006003
                           SZB,RSS
                           JMP LDRC
                                           NO THEN LOAD
2808
     12040 026043
                                           YES - SO RESTART IT
                           LDA #4
2809
     12041 063522
                           JMP LDRSX
2810
     12042 026127
                                         DETERMINE BOOT
     12043 001310 LDRC RAR, SLA
2811
     12044 026062
                           JMP LDRC1
2812
                           RAR, SLA
2813
     12045 001310
     12046 026057
                           JMP LDRCO
2814
     12047 001210
                           RAL, SLA
2815
                                         UNDEFINED LOADER (1)
     12050 026212
                           JMP LDRER
2816
                                         IF CONT USE CARTRIDGE TAPE
      12051 002041
                           SEZ, RSS
2817
                                         GO TO VIRTUAL CONTROL PANEL
      12052 026134
2818
                           JMP CRSP1
                                         GET STATUS
2819
      12053 102501
                           LIA CPUST
                                         IF DS FRONT PANNEL
      12054 001710
                           ALF, SLA
2820
                                         USE THE DS LOADER OTHERWISE (4)
      12055 026553
                           JMP DSLD
2821
     12056 026264
                                         GO TO CARTRIDGE TAPE LOAD (0)
                           JMP CTLD
2822
     12057 001210 LDRCO RAL, SLA
2823
     12060 026212
                           JMP LORER
                                         UNDEFINED LOADER (3)
2824
                                         PROM CARD LUADER (2)
2825
     12061 026762
                           JMP RMLD
     12062 001310 LDRC1 RAR, SLA
2826
                           JMP LDRC2
2827
     12063 026067
     12064 001310
                           RAR, SLA
2828
                                         UNDEFINED LOADER (5)
                           JMP LDRER
2829
     12065 026212
                                         DISTRIBUTED LINK LOAD (4)
2830
      12066 026553
                           JMP DSLD
     12067 001310 LDRC2 RAR, SLA
2831
                           JMP LDRER
                                         UNDEFINED LOADER (7)
2832
     12070 026212
2833
     12071 027276
                           JMP DCLD
                                         DISC CARTRIDGE LOAD (6)
```

PAGE 0069 #01 * HP 1000 L/20-SERIFS LOADERS PAGE 3

2835	12072	001310	SPCL	RAR, SLA	DETERMINE SPECIAL
2836	12073	026107		JMP SPCL1	
2837	12074	001310		RAR, SLA	
	12075	026101		JMP SPCLO	
2839	12076	001310		RAR, SLA	
2840	12077	026212		JMP LDRER	UNDEFINED SPECTAL
	12100	026105		JMP TST	LOOP ON PRETEST
	12101	001310	SPCLO	RAR, SLA	
2843	12102	026212		JMP LDRER	UNDEFINED SPECIAL
	12103	006006		INB, SZB	DELAY BEFORE LOOP
	12104	026103		JMP *-1	
		002400	TST	CLA	RETURN TO PAGE O FOR PRETEST
		027761		JMP CRSP2+1	
2848	12107	001310	SPCL1	RAR, SLA	
2849	12110	026114		JMP SPCL2	
	12111	001310		RAR, SLA	
2851	12112	026117			USER DEFINED EXTENDED ROM
	12113	026126		JMP LDRSX-1	START MAC 2250 ROM CODE
2853	12114	001310	SPCL2	RAR, SLA	
		026212		JMP LDRER	UNDEFINED SPECIAL
2855	12116	026134		JMP CRSP1	GO TO VIRTUAL CONTROL PANEL
2856*					
2857	12117	063545	EXRM	LDA #377	SET LAST PAGE
2858	12120	070137		STA 137B	AND MAP LAST LOGICAL
2859	12121	106705		CLC 5	TURN OFF PARITY
2860	12122	106704		CLC 4	AND ANY OTHER INTERRUPTS
2861	12123	102711		STC 11B	TURN ON MAPS
2862	12124	003500		CCA, CLE	
2863	12125	001675		ELA, CLE, SLA, ER	RA MAKE ADDRESS
2864	12126	062133		LDA RMADR	GO START ROM PROGRAM
2865	12127	007400	LDRSX	CCB	INDICATE PROGRAM IN EXECUTION
2866	12130	106601		OTB CPUST	
2867	12131	102702		STC 2	EXIT LOADER
2868	12132	124000		JMP A,I	
2869	12133	040002	RMADR	OCT 40002	

```
2871
     12134 007401
                    CRSP1 CCB, RSS
2872
     12135 006400
                          CLB
2873
     12136 063525
                          LDA #207
                          JMP CRSP2+1
2874
     12137 027761
2876
     12140 002400 LDEX
                                         NO ERRORS
                          CLA
                          STA PSERR
2877
     12141 073755
2878
     12142 063542
                          LDA #100
                                         UPDATE MAPS INCASE OF DMA LOAD
2879
     12143 164000
                          LDB A,I
2880
     12144 174000
                          STB A,I
                          INA
2881
     12145 002004
2882
     12146 053544
                          CPA #177
     12147 007401
2883
                          CCB, RSS
                          JMP *-5
     12150 026143
2884
                          OTB 24B
                                         INDICATE INTERFACE HAS CHANGED
2885
     12151 106624
                                         WAS THIS FROM THE VCP?
2886
      12152 067775
                          LDB P3.T2
2887
      12153 006003
                          SZR, RSS
                                         ??
2888
     12154 026160
                          JMP *+4
                                          NO
2889
     12155 067762
                          LDB P3.DF
                                         YES - LOAD AND GO?
2890
     12156 006003
                          SZB,RSS
                                         NO RETURN TO VCP
2891
     12157 026135
                          JMP CRSP1+1
2892
     12160 067755
                          LOB P3ERR
                                         WAS TRERE AN ERROR?
2893
     12161 006002
                          SZB
                          JMP LDREP
                                         YES THEN REPORT IT
2894
     12162 026212
2895
     12163 067762
                          LDB P3.DF
                          CMB, SZB
                                         TERMINATE AFTER SECONDARY LOAD?
2896
     12164 007002
2897
     12165 026177
                          JMP LDEXO
                                         NΩ
2898
     12166 062176
                          LDA HLT77
                                         YES SO HALT AFTER LOAD
     12167 071700
2899
                          STA 1700B
2900
     12170 062211
                          LDA JMP.2
                                         SET CONTINUATION
     12171 071701
                          STA 1701B
2901
     12172 003400
2902
                          CCA
     12173 006400
2903
                          CLB
                          STC 2
                                         EXIT TO HALT
2904
     12174 102702
2905
     12175 025700
                          JMP 1700B
2906*
2907
     12176 102077 HLT77 HLT 778
2908*
     12177 003700 LDEXO CCA,CCE
                                         NO START PROGRAM
2909
                                         INDICATE ALL'S WELL
2910
     12200 102601
                          OTA CPUST
     12201 005500
                          ERB
                                         MAKE B -1 IF LOAD CALL BACK
2911
2912
     12202 007003
                          CMB, SZB, RSS
                          JMP LDEX1
                                         YES
2913
     12203 026207
2914
     12204 067756
                          LOB P3.SC
                                         GET INTERFACE USED
2915
     12205 060001
                          LDA B
                                         CHANGE HANDS
                                         INDICATE AUTO BOOT OR POWER UP
2916
     12206 067762
                          LDB P3.DF
2917
     12207 102603 LDEX1 OTA 3
                                         SET AUTO FLAG
                          STC 2
2918
     12210 102702
                                         DISABLE PROM
     12211 024002 JMP.2 JMP 2
                                         NOW START PROGRAM
2919
```

```
CHECK FOR FRONT PANEL
2921
      12212 002400
                     LDRER CLA
2922
      12213 103503
                           LIA 3,C
2923
      12214 002002
                           SZA
      12215 026135
                           JMP CRSP1+1
                                          YES SO GO TO VCP
2924
2925
      12216 063547
                           LDA #604
                                          INDICAT LOAD ERROR
2926
      12217 002004
                           INA
2927
      12220 102601
                           OTA CPUST
                                          DELAY TO SHOW PISPLAY
                           INA, SZA
2928
      12221 002006
                           JMP *-1
     12222 026221
2929
                           JMP LDP
                                          TRY AGAIN
2930 12223 026016
2931*
2932*
          CONTINUATION LOADING
2933*
                                          IS THERE A VCP REGISTER
2934
     12224 106503 LDCON LIB 3
     12225 006003
                           SZB, RSS
2935
      12226 026043
                                            NO THEN USE DEFAULT SWITCHES
                           JMP LDRC
2936
                           LIA 3
      12227 102503
                                          GET DEVICE
2937
      12230 001700
2938
                           ALF
                                          ONLY
      12231 013524
                           AND #7
2939
                                          CARTRIDGE TAPE?
      12232 002003
2940
                           SZA, RSS
2941
      12233 026264
                           JMP CTLD
                                          YES
                           CPA #2
                                          PROM LOAD?
2942
      12234 053521
                           JMP RMLD
2943
      12235 026762
                                          YES
2944
      12236 053522
                           CPA #4
                                          DISTRIBUTED LINK?
                           JMP DSLD
2945
     12237 026553
                                          YES
2946
                                          DISC LOAD?
     12240 053523
                           CPA #6
2947
                           JMP DCLD
                                          YES
      12241 027276
2948
     12242 026212
                           JMP LDRER
                                          NONE SO ERROR
2949*
2950*
          ENTRY FROM OTHER PAGES
2951*
                                          POWER UP?
2952
     12243 006003
                    LDRR
                           SZB, RSS
     12244 026016
                           JMP LDR
                                          YES
2953
      12245 006020
                                          VCP OR LOADER
2954
                           SSB
                                          RETURN FROM OTHER LOADER PAGE
2955
      12246 026142
                           JMP LDEX+2
      12247 002504
                           CLA, CLE, INA
                                          NO ERRORS AND NOT CONTINUATION
2956
                           STA P3ERR
      12250 073755
2957
                           LDA B
      12251 060001
                                          VCP LOADER SELECTION
2.958
                                          GET PARAMETERS
2959
      12252 067774
                           LDB P3.T1
                                          IS IT CATRTIDGE TAPE?
2960
      12253 053576
                           CPA $3CT
2961
      12254 026264
                           JMP CTLD
                                          YES
2962
      12255 053577
                           CPA S3RM
                                          IS IT ROM J/0?
2963
      12256 026762
                           JMP RMLD
                                          YES
                           CPA $3DC
                                          IS IT DISC CARTRIDGE?
2964
      12257 053600
                           JMP DCLD
                                          YES
2965
      12260 027276
                                          DISTRIBUTED LINK?
                           CPA $3DS
2966
      12261 053601
                                          YES
                           JMP DSLD
2967
      12262 026553
                           JMP LDEX+2
                                          NONE SO LOAD ERPOR
2968
      12263 026142
```

PAGE 0072 #01

*

```
HP-2644/5 CARTRIDGE TAPE LOADER ROUTINE
2970*
                    CTLD
                          JSB S.SC
                                         SET SELECT CODE
2971
     12264 017743
      12265 000020
                           OCT 20
                                         DEFAULT SELECT CODE AND FILE
                    #20
2972
                           ISZ P3.UN
                                         MAKE UNIT O LEFT DRIVE
2973
      12266 037761
                                         IF NO FILE # THEN SKIP FIND
      12267 067760
                           LDB P3.FL
2974
2975
      12270 006003
                           SZB, RSS
2976
      12271 026325
                           JMP CTLD.
2977
      12272 062542
                    CTLDF LDA $ESC&
                                         FIND FILE
2978
      12273 017754
                           JSB CTO.W
2979
      12274 062543
                           LDA $.PO
2980
     12275 067761
                           LDB P3.UN
                           tor B
2981
      12276 030001
                           JSB CTO.W
     12277 017754
2982
                          LDB P3.FL
                                         GET FILE NUMBER
     12300 067760
2983
                           LDA B
2984
     12301 060001
2985
     12302 006400
                          CLB
2986
     12303 100400
                          DIV #12
                                         DIVIDE BY 10
2987
     12305 077774
                           STB P3.T1
                                         ADD COMMAND
     12306 032547
                           IOR $.U0
2988
      12307 017754
                           JSB CTO.W
2989
      12310 067774
                                         DO SECOND NUMBER
2990
                           LDB P3.T1
      12311 060001
                           LDA B
2991
      12312 033540
                           IOR #60
                                         MAKE IT A NUMBER
2992
      12313 017753
                           JSB CTO.B
                                         GIVE IT TO THE TERMINAL
2993
      12314 062543
                           LDA S.PO
2994
2995
      12315 033521
                           IOR #2
                           JSB CTO.W
2996
      12316 017754
2997
      12317 062552
                           LDA SCDC1
2998
     12320 017754
                           JSB CTO.W
2999
     12321 017751
                           JSB CTI.B
                                         OK?
3000
     12322 053574
                           CPA $3S
3001
      12323 002001
                           RSS
                           JMP LDEX+2
                                         NO
3002
     12324 026142
                                         SET ERROR 11
3003
     12325 037755
                    CTLD. ISZ P3ERR
3004
     12326 067773
                           LDB P3.TO
3005
      12327 060001
                           LDA B
3006
      12330 053575
                           CPA $3W
                                          READ OR WRITE
                           JMP CTDP
3007
      12331 026406
                                         WRITE
```

```
3009
      12332 002400
                           CLA
                                         CLEAR RECORD FLAG
      12333 073760
3010
                           STA P3.FL
      12334 062542 CTLD0 LDA $ESCA
3011
                                         OUTPUT "ESC &"
      12335 017754
3012
                           JSB CTO.W
      12336 062543
                                                 P 2
3013
                           LDA $.PO
      12337 067761
3014
                           LDB P3.UN
3015
      12340 030001
                           IUR B
3016
      12341 017754
                           JSB CTO.W
3017
      12342 062550
                          LDA S.SO
3018
      12343 033521
                           TOR #2
      12344 017754
3019
                           JSB CTO.W
      12345 062544
3020
                          LDA $RDC1
                                                R (DC1)
3021
     12346 017754
                           JSB CTO.W
     12347 017750
3022
                          JSB CTI.W
3023
     12350 060001
                          LDA B
                                         CHANGE HANDS
                          CPA CTRS
3024
     12351 052541
                                         END OF FILE?
3025
     12352 026401
                          JMP CTLDX
                                         YES
3026
     12353 017750
                          JSB CTI.W
                                         LUAD COUNT WORDS
3027
      12354 017751
                          JSB CTI.B
     12355 063535
3028
                          LDA #21
                                         TELL TERM. TO TRANSMIT
     12356 073760
3029
                          STA P3.FL
                                         INDICATE RECORD READ
     12357 017753
3030
                           JSB CTO.B
      12360 017751
3031
                           JSB CTI.B
                                         READ FIRST BYTE
      12361 003004
3032
                          CMA, INA
                                         MAKE COUNT NEG.
3033
      12362 073777
                          STA P3.CT
                                         SAVE COUNT
3034
     12363 017751
                           JSB CTI.B
                                         GET SECOND BYTE
3035
      12364 017750
                           JSB CTI.W
                                         GET LOAD ADDRESS
3036
     12365 077773
                           STB P3.TO
                                         SAVE LOAD ADDRESS
3037
     12366 077774
                           STB P3.T1
                                         AND START CHECKSUM
3038
     12367 017750 CTLDL JSB CTI.W
                                         GET DATA
3039
     12370 017732
                          JSB P3C
                                         CHECK FOR MEMORY LIMIT AND STORE IT
3040
     12371 047774
                          ADB P3.T1
                                         ADD TO CHECKSUM
3041
     12372 077774
                          ST9 P3.T1
3042
     12373 037777
                          ISZ P3.CT
                                         DONE WITH RECORD
3043
     12374 026367
                          JMP CTLDL
                                         NO
3044
     12375 017750
                          JSB CTI.W
                                         GET CHECKSUM FROM TAPE
3045
     12376 057774
                          CPB P3.T1
                                         DOES CHECKSUM AGREE?
                          JMP CTLDO
3046
     12377 026334
                                         YES DO NEXT RECORD
      12400 026142
3047
                          JMP LDEX+2
                                         NO RETURN WITH ERROR
3048*
3049
      12401 067760
                    CTLDX LDB P3.FL
                                         WAS THERE A RECORD READ?
      12402 006002
3050
                          SZB
3051
      12403 026140
                          JMP LDEX
                                         YES ALL'S WELL
3052
      12404 037755
                          TSZ P3ERR
                                         SET FRROR 12
3053
     12405 026142
                          JMP LDEX+2
                                         NO THEN ERROR
```

```
SET WRITE ERROR 20
3055
      12406 062265
                     CTDP
                           LDA #20
                           STA P3ERR
      12407 073755
3056
                                          SET ADDRESS
                           LDB P3.SB
      12410 067757
3057
3058
      12411 005727
                           BLF, BLF
3059
      12412 005700
                           BLF
                           STB P3.T0
3060
      12413 077773
                                          SET NUMBER OF BLOCKS
      12414 063573
                           LDA BLK
3061
                           STA P3.T3
3062
      12415 073776
3063
      12416 067776
                     CTDPO LDB P3.T3
                                          END OF WRITE
      12417 006003
                           SZB, RSS
3064
                           JMP LDEX
      12420 026140
                                          YES
3065
                                           OUTPUT "ESC &
                           LDA SESC&
3066
      12421 062542
                           JSB CTO.W
3067
      12422 017754
                                                    .P UNIT
      12423 062543
                           LDA $.PO
3068
      12424 067761
                            LDR P3.UN
3069
3070
      12425 030001
                            TOR B
3071
      12426 017754
                            JSB CTO.W
      12427 062545
                            LDA S.D1
3072
3073
      12430 017754
                            JSB CTO.W
                            LDA $34
                                                     3
                                                          4
3074
      12431 062546
                            JSB CTO.W
3075
      12432 017754
                                                          (ENQ)
                            LDA SWENG
3076
      12433 062551
3077
      12434 017754
                            JSB CTO.W
                                           WAIT FOR ACKNOWLEDGE
3078
      12435 017751
                            JSB CTI.B
                                           WAS IT AN ACKNOWLEDGE
                            CPA #6
3079
      12436 053523
3080
      12437 002001
                            RSS
                                           YES
3081
      12440 026416
                            JMP CTDPO
                                           NO TRY BLOCK AGAIN
                                           SET FOR ONE BLOCK
3082
      12441 063573
                            LDA BLK
                            STA P3.CT
3083
      12442 073777
3084
      12443 003004
                            CMA, INA
                            ALF, ALF
                                           PUT POSITIVE COUNT IN UPPER HALF
3085
      12444 001727
                            JSB CTO.W
3086
      12445 017754
3087
      12446 067773
                            LDB P3.TO
                                           GET ADDRESS
3088
      12447 060001
                            LDA B
      12450 073774
                            STA P3.T1
                                           START CHECKSUM
3089
                            JSB CTO.W
      12451 017754
3090
      12452 067772
                     CTDPL LDB P3.A
                                           GET A &B REG
3091
      12453 060001
3092
                            LDA B
3093
      12454 067771
                            LDB P3.B
                                           GET DATA
3094
      12455 167773
                            LDB P3.TO,I
3095
      12456 060001
                            LDA B
                                           ADD DATA TO CHECKSUM
3096
      12457 047774
                            ADB P3.T1
3097
      12460 077774
                            STB P3.T1
                                           OUTPUT WORD
      12461 017754
                            JSB CTO.W
3098
      12462 037773
                            ISZ P3.TO
                                           MOVE TO NEXT LOCATION
3099
3100
      12463 037777
                            ISZ P3.CT
                                           DONE WITH BLOCK
3101
      12464 026452
                            JMP CTDPL
                            LDB P3.T1
                                           YES OUTPUT CHECKSUM
3102
      12465 067774
3103
                            LDA B
      12466 060001
                            JSB CTO.W
      12467 017754
3104
                            ISZ P3.T3
                                           NO DO ANOTHER BLOCK?
3105
      12470 037776
                            NOP
                                           NO
      12471 000000
3106
```

3108 12472 063535 LDA 21 DUTPUT DC1 3109 12474 017751 JSB CTO.R 3111 12476 0254416 JMP CTIPD YES 3112 12476 0254416 JMP LDEX+2 NO							
3109 12474 017751 JSB CTO.B	3108	12472	063535		LDA	#21	OUTPUT DC1
3112 12476 026416					JSB	CTO.B	
3112 12476 026416					JSB	CTI.B	GET RESULTS
3112 12476 026416	3111	12475	053574		CPA	\$35	WAS IT GOOD?
3113 12477 026142	3112	12476	026416		JMP	CTDP0	YES
3115 12500 017751 CTT%W JSB CTI.P GET A BYTE 3116 12501 001727 ALF,ALF 3117 12502 073754 STA CTO.W SAVE FIRST BYTE 3119 12503 017751 JSB CTI.R GET LOWER BYTE 3119 12504 067754 LDB CTO.W GET UPPER BYTE 3120 12505 044000 ADB A PUT IN B-REG. 3121 12506 127750 JMP CTI.W,I 3122* 3123 12507 062537 CTT%B LDA CTCWI GET UPPER BYTE 3124 12510 102631 OTA CTL 3126 12511 017752 JSB CTIO GET DATA 3127 12513 127751 JMP CTI.B,I 3128* 3129 12514 013545 AND #377 MASK UPPER HALF OFF 3130 12515 064000 LDA CTCWO GET UPPUT CONTROL WORD 3131 12515 064000 LDA CTCWO GET OUTPUT CONTROL WORD 3132 12517 102631 OTA CTL 3133 12520 017752 JSB CTIO GET DATA 3131 12516 065240 LDA CTCWO GET OUTPUT CONTROL WORD 3132 12517 102631 OTA CTL 3133 12520 017752 JSB CTIO OUTPUT IT 3134 12521 127753 JMP CTO.B,I PETURN 3136 12522 073750 CTO%W STA CTI.W SAVE A-REG. 3137 12523 001727 ALF,ALF 3138 12524 017753 JSB CTO.B OUTPUT UPPER HALF 3140 12526 060001 LDA GET OUTPUT UPPER HALF 3141 12527 017753 JSB CTO.B OUTPUT LOWER HALF 3142 12530 127754 JMP CTO.W,I RETURN 3144 12531 106630 CTIO% OTB DR OUTPUT LOWER HALF 3144 12531 106630 SFS DR WAIT FOR IT 3144 12536 127752 JMP CTO.W,I RETURN 3145 12536 127752 JMP CTO.W,I RETURN 3146 12536 127752 JMP CTO.W,I RETURN 3147 12536 127752 JMP CTO.W,I RETURN 3148 12536 127752 JMP CTO.W,I RETURN 3149 12536 127752 JMP CTO.W,I RETURN 3141 12536 127752 JMP CTO.W,I RETURN 3151 12537 002400 CTCWO OCT 002400 3153 12540 001000 CTCWO OCT 000400 3153 12541 017015 CTPS OCT 17015 3154 12540 051021 SRDC1 OCT 70460 3155 12543 070060 S.PO OCT 70060 3156 12544 051021 SRDC1 OCT 72460 3160 12550 071460 S.SO OCT 71460 3161 12551 053405 SWENO OCT 72460 3161 12550 071460 S.SO OCT 71460 3161 12550 071460 S.SO OCT 71460 3161 12550 071461 SSWENO OCT 50051							
3119 12504 067754 3120 12505 044000 3121 12506 127750 3121 12506 127750 3122 2 3123 12507 062537 3124 12510 102631 3125 12511 017752 3126 12512 013545 3127 12513 127751 3128* 3129 12514 013545 3130 12515 064000 3131 12516 062540 3131 12516 062540 3131 12516 062540 3132 12517 107752 3134 12517 107631 3135 12517 107631 3137 12523 017757 3138* 3139 12520 017752 3134 12521 127753 3135* 3136 12520 073750 3137 12523 001727 3138 12524 017753 3139 12525 067750 3139 12525 067750 3140 12526 060001 3141 12527 017753 3142 12530 127754 3144 12531 106630 3141 12527 017753 3142 12530 127754 3144 12531 106630 3141 12526 060001 3141 12527 017753 3142 12530 127754 3144 12531 106630 3141 12527 017753 3142 12530 127754 3144 12531 106630 3147 12534 026533 3147 12534 026533 3149 12536 127752 JMP CTO.W,I 3141 12537 002400 3151 12537 002400 3152 12540 001000 3153 12541 017015 3154 12540 001000 3153 12541 017015 3155 12543 070060 3155 12543 070060 3155 12543 070060 3155 12543 070060 3155 12544 051021 SRDC1 0CT 002400 3155 12545 062061 3158 12546 031464 354 ASC 1,34 3159 12557 071460 3160 12550 071460 3160 12550 071460 3160 12550 071460 3161 12551 053405 3162 12552 041421 SCDC1 0CT 41421							_
3119 12504 067754 3120 12505 044000 3121 12506 127750 3121 12506 127750 3122 2 3123 12507 062537 3124 12510 102631 3125 12511 017752 3126 12512 013545 3127 12513 127751 3128* 3129 12514 013545 3130 12515 064000 3131 12516 062540 3131 12516 062540 3131 12516 062540 3132 12517 107752 3134 12517 107631 3135 12517 107631 3137 12523 017757 3138* 3139 12520 017752 3134 12521 127753 3135* 3136 12520 073750 3137 12523 001727 3138 12524 017753 3139 12525 067750 3139 12525 067750 3140 12526 060001 3141 12527 017753 3142 12530 127754 3144 12531 106630 3141 12527 017753 3142 12530 127754 3144 12531 106630 3141 12526 060001 3141 12527 017753 3142 12530 127754 3144 12531 106630 3141 12527 017753 3142 12530 127754 3144 12531 106630 3147 12534 026533 3147 12534 026533 3149 12536 127752 JMP CTO.W,I 3141 12537 002400 3151 12537 002400 3152 12540 001000 3153 12541 017015 3154 12540 001000 3153 12541 017015 3155 12543 070060 3155 12543 070060 3155 12543 070060 3155 12543 070060 3155 12544 051021 SRDC1 0CT 002400 3155 12545 062061 3158 12546 031464 354 ASC 1,34 3159 12557 071460 3160 12550 071460 3160 12550 071460 3160 12550 071460 3161 12551 053405 3162 12552 041421 SCDC1 0CT 41421	3115	12500	017751	CTISW	JSB	CTI.P	GET A BYTE
3119 12504 067754 3120 12505 044000 3121 12506 127750 3121 12506 127750 3122 2 3123 12507 062537 3124 12510 102631 3125 12511 017752 3126 12512 013545 3127 12513 127751 3128* 3129 12514 013545 3130 12515 064000 3131 12516 062540 3131 12516 062540 3131 12516 062540 3132 12517 107752 3134 12517 107631 3135 12517 107631 3137 12523 017757 3138* 3139 12520 017752 3134 12521 127753 3135* 3136 12520 073750 3137 12523 001727 3138 12524 017753 3139 12525 067750 3139 12525 067750 3140 12526 060001 3141 12527 017753 3142 12530 127754 3144 12531 106630 3141 12527 017753 3142 12530 127754 3144 12531 106630 3141 12526 060001 3141 12527 017753 3142 12530 127754 3144 12531 106630 3141 12527 017753 3142 12530 127754 3144 12531 106630 3147 12534 026533 3147 12534 026533 3149 12536 127752 JMP CTO.W,I 3141 12537 002400 3151 12537 002400 3152 12540 001000 3153 12541 017015 3154 12540 001000 3153 12541 017015 3155 12543 070060 3155 12543 070060 3155 12543 070060 3155 12543 070060 3155 12544 051021 SRDC1 0CT 002400 3155 12545 062061 3158 12546 031464 354 ASC 1,34 3159 12557 071460 3160 12550 071460 3160 12550 071460 3160 12550 071460 3161 12551 053405 3162 12552 041421 SCDC1 0CT 41421	3116	12501	001727		ALF	ALF	PUT IT IN UPPER HALF
3119 12504 067754 3120 12505 044000 3121 12506 127750 3121 12506 127750 3122 2 3123 12507 062537 3124 12510 102631 3125 12511 017752 3126 12512 013545 3127 12513 127751 3128* 3129 12514 013545 3130 12515 064000 3131 12516 062540 3131 12516 062540 3131 12516 062540 3132 12517 107752 3134 12517 107631 3135 12517 107631 3137 12523 017757 3138* 3139 12520 017752 3134 12521 127753 3135* 3136 12520 073750 3137 12523 001727 3138 12524 017753 3139 12525 067750 3139 12525 067750 3140 12526 060001 3141 12527 017753 3142 12530 127754 3144 12531 106630 3141 12527 017753 3142 12530 127754 3144 12531 106630 3141 12526 060001 3141 12527 017753 3142 12530 127754 3144 12531 106630 3141 12527 017753 3142 12530 127754 3144 12531 106630 3147 12534 026533 3147 12534 026533 3149 12536 127752 JMP CTO.W,I 3141 12537 002400 3151 12537 002400 3152 12540 001000 3153 12541 017015 3154 12540 001000 3153 12541 017015 3155 12543 070060 3155 12543 070060 3155 12543 070060 3155 12543 070060 3155 12544 051021 SRDC1 0CT 002400 3155 12545 062061 3158 12546 031464 354 ASC 1,34 3159 12557 071460 3160 12550 071460 3160 12550 071460 3160 12550 071460 3161 12551 053405 3162 12552 041421 SCDC1 0CT 41421	3117	12502	073754		STA	CTO.W	SAVE FIRST BYTE
3119 12504 067754 LDR CTO.W GET UPPER RYTE	3118	12503	01//51		058	CTI.B	GET LOWER SYTE
3120 12505 044000 ADB A PUT IN 8-REG.	3119	12504	067754		LDB	CTO.W	GET UPPER BYTE
3122* 3123	3120	12505	044000		ADB	A	PUT IN B-REG.
3122* 3123	3121	12506	127750		JMP	CTI.W.I	RETURN
3123 12507 062537 CTI%B LDA CTCWI GET INPUT CONTFOL WORD 3124 12510 107752 JSB CTIO GET DATA 3126 12512 013545 AND #377 MASK OFF UNWANTED BYTE 3127 12513 127751 JMP CTI.B,I 3128 12517 103545 CTO%B AND #377 MASK UPPER HALF OFF 3130 12515 064000 LDA CTCWO GET OUTPUT CONTROL WORD 3131 12516 062540 LDA CTCWO GET OUTPUT CONTROL WORD 3132 12517 102631 OTA CTL 3133 12520 017752 JSB CTIO OUTPUT IT 3134 12521 127753 JMP CTO.R,I 3137 12523 001727 JSB CTO.B STA CTI.W 3139 12525 067750 LDB CTI.W 3140 12527 017753 JSB CTO.B 3141 12527 017753 JSB CTO.B 3141 12527 017753 JSB CTO.B 3142 12530 127754 JMP CTO.W,I 3148 12531 106630 CTIO% OTB DR 3141 12531 106630 CTIO% OTB DR 3144 12531 106630 STC DR,C 3145 12534 026533 JMP *-1 3147 12534 026533 JMP *-1 3150* 3151 12537 002400 CTCWO OCT 001000 3153 12541 017015 CTPS OCT 17015 3154 12542 015446 SECG OCT 15446 3155 12543 070060 S.PO OCT 70060 3156 12544 051021 SRDC1 OCT 51021 3157 12545 062061 S.D1 OCT 70260 3160 12550 071460 S.SO OCT 71460 3161 12551 053405 SWENO OCT 53405 3162 12552 041421 SCDC1 OCT 41421							
3124 12510 102631			062537	CTI%B	LDA	CTCwI	GET INPUT CONTROL WORD
3125 12511 017752							
3128* 3129	3125	12511	017752		JSB	CTIO	GET DATA
3128* 3129	3126	12512	013545		AND	#377	MASK OFF UNWANTED BYTE
3128* 3129	3127	12513	127751		JMP	CTI.B.I	RETURN
3129 12514 013545 CTO&B AND #377	3128*						
3131 12516 062540			013545	CTO%B	AND	#377	MASK UPPER HALF OFF
3131 12516 062540	3130	12515	064000		LDB	A	
3133 12520 017752	3131	12516	062540		LDA	CTCWD	GET OUTPUT CONTROL WORD
3133 12520 017752	3132	12517	102631		OTA	CTL	
3134 12521 127753	3133	12520	017752		JSB	CTIO	OUTPUT IT
3135* 3136 12522 073750 CTO%W STA CTJ.W SAVE A-REG. 3137 12523 001727 ALF,ALF 3138 12524 017753 JSB CTO.B OUTPUT UPPER HALF 3139 12525 067750 LDB CTI.W 3140 12526 060001 LDA B CHANGE HANDS 3141 12527 017753 JSB CTO.B OUTPUT LOWER HALF 3142 12530 127754 JMP CTO.W,I RETURN 3143* 3144 12531 106630 CTJO% OTB DR OUTPUT DATA 3145 12532 103730 STC DR,C START TRANSFER 3146 12533 102330 SFS DR WAIT FOR IT 3147 12534 026533 JMP *-1 3148 12535 102530 LIA DR GET DATA 3149 12536 127752 JMP CTIO,I RETURN 3150* 3151 12537 002400 CTCWI OCT 002400 3152 12540 001000 CTCWO OCT 001000 3153 12541 017015 CTPS OCT 17015 3154 12542 015446 SESC6 OCT 15446 3155 12543 070060 S.PO OCT 700600 3156 12544 051021 SRDC1 OCT 51021 3157 12545 062061 S.D1 OCT 62061 3158 12547 072460 S.PO OCT 72460 3160 12550 071460 S.SO OCT 71460 3161 12551 053405 SWENO OCT 53405 3162 12552 041421 SCDC1 OCT 51421					JMP		
3136 12522 073750 CTO%W STA CTJ.W SAVE A-REG. 3137 12523 001727 ALF, ALF 3138 12524 017753 JSB CTO.B OUTPUT UPPER HALF 3140 12526 060001 LDA B CHANGE HANDS 3141 12527 017753 JSB CTO.B OUTPUT LOWER HALF 3142 12530 127754 JMP CTO.W,I RETURN 3143* 3144 12531 106630 CTJO% OTB DR OUTPUT DATA 3145 12532 103730 STC DR,C START TRANSFER 3146 12533 102330 SFS DR WAIT FOR IT 3147 12534 026533 JMP *-1 3148 12535 102530 LIA DR GET DATA 3149 12536 127752 JMP CTIO,I RETURN 3150* 3151 12537 002400 CTCWI OCT 002400 3152 12540 001000 CTCWO OCT 001000 3153 12541 017015 CTPS OCT 17015 3154 12542 015446 SESC& OCT 15446 3155 12543 070060 S.PO OCT 70060 3156 12544 051021 SRDC1 OCT 51021 3157 12545 062061 S.D1 OCT 62061 3158 12547 072460 S.UO OCT 72460 3160 12550 071460 S.SO OCT 71460 3161 12551 053405 SWENO OCT 53405 3162 12552 041421 SCDC1 OCT 41421						•	
3137 12523 001727 3138 12524 017753			073750	CTO%W	STA	CTJ.W	SAVE A-REG.
3139 12525 067750	3137	12523	001727		ALF	, ALF	
3139 12525 067750	3138	12524	017753		JSB	CTO.B	OUTPUT UPPER HALF
3140 12526 060001	3139	12525	067750		LDB		
3141 12527 017753 3142 12530 127754 3143* 3144 12531 106630 CTJO% OTB DR OUTPUT DATA 3145 12532 103730 STC DR,C START TRANSFER 3146 12533 102330 SFS DR WAIT FOR IT 3147 12534 026533 JMP *-1 3148 12535 102530 LIA DR GET DATA 3149 12536 127752 JMP CTIO,I RETURN 3150* 3151 12537 002400 CTCWI OCT 002400 3152 12540 001000 CTCWO OCT 001000 3153 12541 017015 CTPS OCT 17015 3154 12542 015446 \$ESC& OCT 15446 3155 12543 070060 \$.PO OCT 70060 3156 12544 051021 \$RDC1 OCT 51021 3157 12545 062061 \$.D1 OCT 62061 3158 12546 031464 \$34 ASC 1,34 3159 12547 072460 \$.UO OCT 72460 3160 12550 071460 \$.SO OCT 71460 3161 12551 053405 \$WENO OCT 53405 3162 12552 041421 \$CDC1 OCT 41421					LDA	B,	CHANGE HANDS
3143* 3144 12531 106630 CTIO% OTB DR OUTPUT DATA 3145 12532 103730 STC DR,C START TRANSFER 3146 12533 102330 SFS DR WAIT FOR IT 3147 12534 026533 JMP *-1 3148 12535 102530 LIA DR GET DATA 3149 12536 127752 JMP CTIO,I RETURN 3150* 3151 12537 002400 CTCWI OCT 002400 3152 12540 001000 CTCWO OCT 001000 3153 12541 017015 CTPS OCT 17015 3154 12542 015446 SESC& OCT 15446 3155 12543 070060 S.PO OCT 70060 3156 12544 051021 SRDC1 OCT 51021 3157 12545 062061 S.D1 OCT 62061 3158 12546 031464 S34 ASC 1,34 3159 12547 072460 S.UO OCT 72460 3160 12550 071460 S.SO OCT 71460 3161 12551 053405 SWENQ OCT 53405 3162 12552 041421 SCDC1 OCT 41421	3141	12527	017753		JSB	CTO.B	OUTPUT LOWER HALF
3143* 3144 12531 106630 CTIO% OTB DR OUTPUT DATA 3145 12532 103730 STC DR,C START TRANSFER 3146 12533 102330 SFS DR WAIT FOR IT 3147 12534 026533 JMP *-1 3148 12535 102530 LIA DR GET DATA 3149 12536 127752 JMP CTIO,I RETURN 3150* 3151 12537 002400 CTCWI OCT 002400 3152 12540 001000 CTCWO OCT 001000 3153 12541 017015 CTPS OCT 17015 3154 12542 015446 SESC& OCT 15446 3155 12543 070060 S.PO OCT 70060 3156 12544 051021 SRDC1 OCT 51021 3157 12545 062061 S.D1 OCT 62061 3158 12546 031464 S34 ASC 1,34 3159 12547 072460 S.UO OCT 72460 3160 12550 071460 S.SO OCT 71460 3161 12551 053405 SWENQ OCT 53405 3162 12552 041421 SCDC1 OCT 41421	3142	12530	127754		JMP	CTO.W,I	RETURN
3145 12532 103730 STC DR,C START TRANSFER 3146 12533 102330 SFS DR WAIT FOR IT 3147 12534 026533 JMP *-1 3148 12535 102530 LIA DR GET DATA 3149 12536 127752 JMP CTIO,I RETURN 3150* 3151 12537 002400 CTCWI OCT 002400 3152 12540 001000 CTCWO OCT 001000 3153 12541 017015 CTPS OCT 17015 3154 12542 015446 \$ESC& OCT 15446 3155 12543 070060 \$.PO OCT 70060 3156 12544 051021 \$RDC1 OCT 51021 3157 12545 062061 \$.D1 OCT 62061 3158 12546 031464 \$34 ASC 1,34 3159 12547 072460 \$.UO OCT 72460 3160 12550 071460 \$.SO OCT 71460 3161 12551 053405 \$WENQ OCT 53405 3162 12552 041421 \$CDC1 OCT 41421	3143*						
3146 12533 102330 SFS DR WAIT FOR IT 3147 12534 026533 JMP *-1 3148 12535 102530 LIA DR GET DATA 3149 12536 127752 JMP CTIO,I RETURN 3150* 3151 12537 002400 CTCWI OCT 002400 3152 12540 001000 CTCWO OCT 001000 3153 12541 017015 CTPS OCT 17015 3154 12542 015446 SESC& OCT 15446 3155 12543 070060 S.PO OCT 70060 3156 12544 051021 SRDC1 OCT 51021 3157 12545 062061 S.D1 OCT 62061 3158 12546 031464 S34 ASC 1,34 3159 12547 072460 S.UO OCT 72460 3160 12550 071460 S.SO OCT 71460 3161 12551 053405 SWENO OCT 53405 3162 12552 041421 SCDC1 OCT 41421							
3146 12533 102330 SFS DR WAIT FOR IT 3147 12534 026533 JMP *-1 3148 12535 102530 LIA DR GET DATA 3149 12536 127752 JMP CTIO,I RETURN 3150* 3151 12537 002400 CTCWI OCT 002400 3152 12540 001000 CTCWO OCT 001000 3153 12541 017015 CTPS OCT 17015 3154 12542 015446 SESC& OCT 15446 3155 12543 070060 S.PO OCT 70060 3156 12544 051021 SRDC1 OCT 51021 3157 12545 062061 S.D1 OCT 62061 3158 12546 031464 S34 ASC 1,34 3159 12547 072460 S.UO OCT 72460 3160 12550 071460 S.SO OCT 71460 3161 12551 053405 SWENO OCT 53405 3162 12552 041421 SCDC1 OCT 41421	3145	12532	103730		STC	DR,C	START TRANSFER
3148 12535 102530	3146	12533	102330		SFS	DR	WAIT FOR IT
3149 12536 127752 JMP CTIO,I RETURN 3150* 3151 12537 002400 CTCWI OCT 002400 3152 12540 001000 CTCWO OCT 001000 3153 12541 017015 CTRS OCT 17015 3154 12542 015446 \$ESC& OCT 15446 3155 12543 070060 \$.PO OCT 70060 3156 12544 051021 \$RDC1 OCT 51021 3157 12545 062061 \$.D1 OCT 62061 3158 12546 031464 \$34 ASC 1,34 3159 12547 072460 \$.UO OCT 72460 3160 12550 071460 \$.SO OCT 71460 3161 12551 053405 \$WENO OCT 53405 3162 12552 041421 \$CDC1 OCT 41421	3147	12534	026533		JMP		
3150* 3151 12537 002400 CTCWI OCT 002400 3152 12540 001000 CTCWO OCT 001000 3153 12541 017015 CTPS OCT 17015 3154 12542 015446 SESC& OCT 15446 3155 12543 070060 S.PO OCT 70060 3156 12544 051021 SRDC1 OCT 51021 3157 12545 062061 S.D1 OCT 62061 3158 12546 031464 S34 ASC 1,34 3159 12547 072460 S.UO OCT 72460 3160 12550 071460 S.SO OCT 71460 3161 12551 053405 SWENQ OCT 53405 3162 12552 041421 SCDC1 OCT 41421	3148				LIA	DR	GET DATA
3151 12537 002400 CTCWI OCT 002400 3152 12540 001000 CTCWO OCT 001000 3153 12541 017015 CTPS OCT 17015 3154 12542 015446 SESC& OCT 15446 3155 12543 070060 S.PO OCT 70060 3156 12544 051021 SRDC1 OCT 51021 3157 12545 062061 S.D1 OCT 62061 3158 12546 031464 S34 ASC 1,34 3159 12547 072460 S.UO OCT 72460 3160 12550 071460 S.SO OCT 71460 3161 12551 053405 SWENO OCT 53405 3162 12552 041421 SCDC1 OCT 41421	3149	12536	127752		JMP	CTIO,I	RETURN
3152 12540 001000 CTCWD OCT 001000 3153 12541 017015 CTPS OCT 17015 3154 12542 015446 \$ESC& OCT 15446 3155 12543 070060 \$.PO OCT 70060 3156 12544 051021 \$RDC1 OCT 51021 3157 12545 062061 \$.D1 OCT 62061 3158 12546 031464 \$34 ASC 1,34 3159 12547 072460 \$.UO OCT 72460 3160 12550 071460 \$.SO OCT 71460 3161 12551 053405 \$WENO OCT 53405 3162 12552 041421 \$CDC1 OCT 41421	3150*						
3153 12541 017015 CTPS OCT 17015 3154 12542 015446 \$ESC& OCT 15446 3155 12543 070060 \$.P0 OCT 70060 3156 12544 051021 \$RDC1 OCT 51021 3157 12545 062061 \$.D1 OCT 62061 3158 12546 031464 \$34 ASC 1,34 3159 12547 072460 \$.U0 OCT 72460 3160 12550 071460 \$.SO OCT 71460 3161 12551 053405 \$WENQ OCT 53405 3162 12552 041421 \$CDC1 OCT 41421							
3154 12542 015446 \$ESC& OCT 15446 3155 12543 070060 \$.PO OCT 70060 3156 12544 051021 \$RDC1 OCT 51021 3157 12545 062061 \$.D1 OCT 62061 3158 12546 031464 \$34 ASC 1,34 3159 12547 072460 \$.UO OCT 72460 3160 12550 071460 \$.SO OCT 71460 3161 12551 053405 \$WENO OCT 53405 3162 12552 041421 \$CDC1 OCT 41421							
3155 12543 070060							
3156 12544 051021 SRDC1 OCT 51021 3157 12545 062061 S.D1 OCT 62061 3158 12546 031464 S34 ASC 1,34 3159 12547 072460 \$.U0 OCT 72460 3160 12550 071460 S.SO OCT 71460 3161 12551 053405 SWENQ OCT 53405 3162 12552 041421 SCDC1 OCT 41421							
3157 12545 062061 s.D1 OCT 62061 3158 12546 031464 s34 ASC 1,34 3159 12547 072460 s.U0 OCT 72460 3160 12550 071460 s.S0 OCT 71460 3161 12551 053405 sweno OCT 53405 3162 12552 041421 sCDC1 OCT 41421							
3158 12546 031464 \$34 ASC 1,34 3159 12547 072460 \$.U0 DCT 72460 3160 12550 071460 \$.SO DCT 71460 3161 12551 053405 \$WENQ DCT 53405 3162 12552 041421 \$CDC1 DCT 41421							
3159 12547 072460 \$.U0 OCT 72460 3160 12550 071460 \$.SO OCT 71460 3161 12551 053405 \$WENO OCT 53405 3162 12552 041421 \$CDC1 OCT 41421							
3160 12550 071460 s.SO OCT 71460 3161 12551 053405 \$WENO OCT 53405 3162 12552 041421 \$CDC1 OCT 41421							
3161 12551 053405 \$WENQ OCT 53405 3162 12552 041421 \$CDC1 OCT 41421							
3162 12552 041421 \$CDC1 OCT 41421							
A-/b		12552	041421	\$CDC1	OCT	41421	
	A-76						

HP 1000 L/20-SERIES LOADERS PAGE 3

```
DISTRIBUTED SYSTEMS LINK LOADER
3164*
3165*
                                          SET SELECT CODE
                           JSB S.SC
      12553 017743
                     DSLD
3166
                                          DEFAULT SELECT CODE & DEVICE 4
                           OCT 40024
      12554 040024
3167
                                          WAIT FOR DS
                           JSB DS.WF
      12555 017742
3168
                                          TIMED OUT
      12556 026142
                           JMP LDEX+2
3169
                                          MOVE TO 12
3170
      12557 037755
                           ISZ P3ERR
                           ISZ P3ERR
3171
      12560 037755
                           LDB P3.TO
                                          CHECK IF THIS IS A DUMP
      12561 067773
3172
                                          CHANGE HANDS
      12562 060001
                           LDA B
3173
                           CPA S3W
                                          READ OR WRITE?
      12563 053575
3174
                           JMP DSWR
                                          IT'S A WRITE!!
      12564 026654
3175
                           LDA DSDNL
                                          ASK FOR A DOWN LOAD
      12565 063732
3176
                                          WAIT FOR COMPLETION OF REQUEST
      12566 017741
                           JSB DS.FT
3177
                                          TIMED OUT
      12567 026142
                           JMP LDEX+2
3178
                                          SET ERROR 13
3179
      12570 037755
                           ISZ P3ERR
                                          GET FILE NUMBER
3180
      12571 067760
                           LDB P3.FL
                                          PASS IT TO THE CARD
                           OTB DR.C
3181
      12572 107630
                                          WAIT FOR IT TO COMPLETE
                           JSB DS.WF
3182
     12573 017742
                                          TIMED OUT SO ERROR
     12574 026142
                           JMP LDEX+2
3183
                                          SET TO READ A FRAME
                           CCB
     12575 007400
3184
                                          (FRAME COUNT TO -1)
                           STB P3.CT
3185
      12576 077777
3186*
                                          GET WORD COUNT
                           JSB DS.GT
3187
      12577 017740
                    DSRD
                                          POSITION COUNT IN B
      12600 101050
                           LSR 8
3188
                           CMB, INB, SZR, RSS MAKE COUNT NEG. (DONE?)
3189
      12601 007007
                           JMP DSDUN
                                          YES
3190
      12602 026622
      12603 077774
                                          SAVE COUNT
                           STB P3.T1
3191
      12604 017740
                                          GET LOAD ADDRESS
                           JSB DS.GT
3192
                           STB P3.T0
                                          SAVE LOAD ADDRESS
      12605 077773
3193
                                          AND START CHECKSUM
      12606 077776
                           STB P3.T3
3194
                     DSRDL JSB DS.GT
                                          GET WORD REQUEST
      12607 017740
3195
                                          CHECK MEMORY LIMIT
                           JSB P3C
      12610 017732
3196
                                          ADD TO CHECKSUM
      12611 047776
                           ADB P3.T3
3197
                           STB P3.T3
3198
      12612 077776
                                          DONE WITH RECORD
                           ISZ P3.T1
3199
      12613 037774
      12614 026607
                                          NO
                           JMP DSPDL
3200
                                          GET CHECKSUM
                           JSB DS.GT
      12615 017740
3201
                                          DOES CHECKSUM AGREE?
                           CPB P3.T3
      12616 057776
3202
                                          YES DO NEXT RECORD
                           JMP DSRD
3203
      12617 026577
                                          SET CHECK SUM ERROR
                           GDA #11
3204
      12620 063527
                                          NO RETURN WITH ERROR
                            JMP DSEX
3205
      12621 026626
3206*
                                          GET ADDRESS AS FLAG
3207
      12622 017740
                     DSDUN JSB DS.GT
                                          GOOD OR BAD
      12623 006003
                            SZB, RSS
3208
                            JMP LDEX
                                          GOOD COMPLETED
3209
      12624 026140
      12625 063532
                            LDA #14
3210
                                          SET ERROR RETURN
3211
      12626 073755
                     DSEX STA P3ERR
      12627 026142
                            JMP LDEX+2
3212
```

PAGE 0077 #01 * HP 1000 L/20-SERIES LOADERS PAGE 3

3214	12630	03 777 7	DS%GT	TSZ	P3.CT	TIME FOR NEW FRAME?
3215	12631	026646		JMP	DS%G0	NO JUST READ A WORD
3216	12632	063533		LDA	#15	SET ERROR 15
3217	12633	073755		STA	P3ERR	
3218	12634	062673		LDA	DSINR	GET BUFFER REQUEST
3219	12635	017741		JSB	DS.FT	GIVE IT TO CARD
3220	12636	026142		JMP	LDEX+2	TIMED OUT
3221	12637	037755		ISZ	P3ERR	SET ERROR 16
		106530			DR	NO GET BUFFER COUNT
3223	12641	060001		LDA	В	SAVE COUNT
3224	12642	007004		CMB,	, INB	MAKE FRAME COUNT NEGATIVE
3225	12643	077777		STB	P3.CT	SAVE IT
3226	12644	017741		JSB	DS.FT	TELL CARD HOW MUCH TO TRANSFER
3227	12645	026142		JMP	LDEX+2	TIMED OUT
3228	12646	063534	DS%G0	LDA	#17	SET ERROR 17
3229	12647	073755		STA	P3ERR	
3230	12650	017742		JSB	DS.WF	WAIT FOR FLAG
3231	12651	026142		JMP	LDEX+2	IT DID SO ERROR
3232	12652	107530		LIB	DR,C	OK GET DATA
3233	12653	127740		JMP	DS.GT,I	RETURN

3238* 3237 12654 062265 DSWR LDA #20 SET ERROR 20 3238 12655 073755 STA PJERR 3239 12656 062761 LDA DSVCP 3240 12657 017741 JSB DS.FT 3241 12660 026142 JMP LDEX+2 3242 12661 037755 ISZ PJERR SET ERROR 21 3243 12662 006400 CLB SET STARTING ADDRESS 3244 12663 077773 STB P3.TO SAVE IT 3246 12666 035245 LDA #377 NOW RUBDUT 3246 12666 063545 LDA #377 NOW RUBDUT 3250 12671 060400 JSB DS.B 3250 12670 017737 JSB DS.CM JSB DS.B 3251 12672 017737 JSB DS.CM JSB D	3235*	тн	IS ROUTI	INE DUM	PS A MEMORY	IMMAGE TO A REMOTE COMPUTER
3238 12655 073755	3236*					
12656 062761 LDA DSVCP TELL INTE TO GO INTO VCP MODE	3237	12654	062265	DSWR	LDA #20	SET ERROR 20
3240 12657 017741	3238	12655	073755			
12660 026142	3239	12656	062761		LDA DSVCP	TELL INTE TO GO INTO VCP MODE
3242 12661 037755	3240	12657	017741		JSB DS.FT	
3244 12663 077773 STB P3.TO SAVE IT 3246 12665 017736 JSB DS.B OUTPUT 1 BYTE 3247 12666 063545 LDA #377 NOW RUBOUT 3248 12667 017736 JSB DS.B 3249 12670 017737 JSB DS.CM TRANSMITT BUFFFR 3250 12671 060400 DCT 60400 3251 12672 017737 JSB DS.CM ASK FOR BUFFER 3252 12673 061400 DSINR OCT 61400 3253 12674 017737 JSB DS.CM ASK FOR BUFFER 3254 12675 061000 DCT 61400 3255 12676 053545 CPA #377 CAN IT BE ACCEPTED? 3256 12677 026722 JMP DSWEX NO SO ERROR 3259 12700 002003 SZA,RSS DONE? 3259 12700 003004 CMA,INA MAKE IT NEGATIVE 3260 12703 073777 STA P3.CT SAVE AS COUNTER 3261 12704 067772 DSWR1 LDB P3.A LDB P3.A LDB P3.TO,I LDB P3.B 3262 12710 060001 LDA B 3263 12706 067771 LDB P3.B 3264 12707 167773 LDB P3.TO,I LDB P3.CT SAVE AS COUNTER 3267 12712 017736 JSB DS.B 3268 12710 060001 LDA B 3269 12714 060001 LDA B 3260 12713 167773 LDB P3.TO,I LDB P3.TO,I SAVE AS COUNTER 3269 12710 07777 STA P3.CT SAVE AS COUNTER 3269 12710 07777 STA P3.CT SAVE AS COUNTER 3269 12710 060001 LDA B 3260 12711 001727 ALF,ALF 3267 12712 017736 JSB DS.B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.TO MOVE ADDRESS UP ONE 3272 12717 037777 TSZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR1 NO 3275 12722 063536 DSWEX LDA #22 SET ERROR 22	3241	12660	026142		JMP LDEX+2	TIMED OUT
3244 12663 077773 STB P3.TO SAVE IT 3246 12665 017736 JSB DS.B OUTPUT 1 BYTE 3247 12666 063545 LDA #377 NOW RUBOUT 3248 12667 017736 JSB DS.B 3249 12670 017737 JSB DS.CM TRANSMITT BUFFFR 3250 12671 060400 DCT 60400 3251 12672 017737 JSB DS.CM ASK FOR BUFFER 3252 12673 061400 DSINR OCT 61400 3253 12674 017737 JSB DS.CM ASK FOR BUFFER 3254 12675 061000 DCT 61400 3255 12676 053545 CPA #377 CAN IT BE ACCEPTED? 3256 12677 026722 JMP DSWEX NO SO ERROR 3259 12700 002003 SZA,RSS DONE? 3259 12700 003004 CMA,INA MAKE IT NEGATIVE 3260 12703 073777 STA P3.CT SAVE AS COUNTER 3261 12704 067772 DSWR1 LDB P3.A LDB P3.A LDB P3.TO,I LDB P3.B 3262 12710 060001 LDA B 3263 12706 067771 LDB P3.B 3264 12707 167773 LDB P3.TO,I LDB P3.CT SAVE AS COUNTER 3267 12712 017736 JSB DS.B 3268 12710 060001 LDA B 3269 12714 060001 LDA B 3260 12713 167773 LDB P3.TO,I LDB P3.TO,I SAVE AS COUNTER 3269 12710 07777 STA P3.CT SAVE AS COUNTER 3269 12710 07777 STA P3.CT SAVE AS COUNTER 3269 12710 060001 LDA B 3260 12711 001727 ALF,ALF 3267 12712 017736 JSB DS.B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.TO MOVE ADDRESS UP ONE 3272 12717 037777 TSZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR1 NO 3275 12722 063536 DSWEX LDA #22 SET ERROR 22	3242	12661	037755		ISZ PBERR	SET ERROR 21
3245 12664 002404 DSNRO CLA,INA JSB DS.B 3247 12666 063545 LDA #377 NOW RUBOUT 3248 12667 017736 JSB DS.B 3249 12670 017737 JSB DS.CM 3250 12671 060400 DCT 60400 3251 12672 017737 JSB DS.CM ASK FOR BUFFER 3252 12673 061400 DSNRO DCT 61400 3253 12674 017737 JSB DS.CM ASK FOR BUFFER 3254 12675 061000 DCT 61400 3255 12676 053545 CPA #377 CAN IT BE ACCEPTED? 3256 12677 026722 JMP DSWEX DONE? 3257 12700 002003 SZA,RSS DONE? 3258 12701 026140 JMP LDEX YES 3259 12702 003004 CMA,INA MAKE IT NEGATIVE 3260 12703 073777 DSWR1 LDB P3.A GET A AND B REGISTERS 3261 12704 067772 DSWR1 LDB P3.B LDB P3.B LDB P3.B LDB P3.TO,I 3263 12706 067771 LDB P3.TO,I 3264 12707 167773 LDB P3.TO,I 3265 12710 060001 LDA B 3270 12715 017736 JSB DS.B LDB P3.TO,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B LDB P3.TO,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B LDB P3.TO,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B LDB P3.TO,I 3273 12700 026704 JMP DSWR1 NO YES THEN MOVE TO NEXT TRANSFER 3274 12710 026664 JMP DSWR1 NO YES THEN MOVE TO NEXT TRANSFER 3275 12720 026704 JMP DSWR1 NO YES THEN MOVE TO NEXT TRANSFER	3243	12662	006400			
3246 12665 017736	3244	12663	077773		STB P3.T0	SAVE IT
3247 12666 063545	3245	12664	002404	DSWRO	CLA, INA	1 PLUS RUBOUT
3248 12667 017736	3246	12665	017736		JSB DS.B	
12670 017737 JSB DS.CM TRANSMITT BUFFFR	3247	12666	063545		LDA #377	NOW RUBOUT
3250 12671 060400 3251 12672 017737 3252 12673 061400 3253 12674 017737 3253 12674 017737 3254 12675 061000 3255 12676 053545 3256 12677 026722 3MP DSWEX 3256 12677 026722 3MP DSWEX 3258 12701 026140 3259 12702 003004 3260 12703 073777 3261 12704 067772 3261 12704 067772 3262 12705 060001 3263 12706 067771 3264 12707 167773 3264 12707 167773 3265 12710 060001 3266 12711 001727 3267 12710 060001 3268 12713 167773 3269 12714 060001 3269 12715 017736 3269 12715 017736 3269 12716 037777 3269 12715 017736 3270 12715 017736 3270 12715 017736 3271 12716 037777 3272 12717 037777 3273 12720 026704 3274 12721 026664 3275* 3276 12722 063536 DSWEX LDA *22 SET ERROR 22	3248	12667	017736			
3250 12671 060400	3249	12670	017737		JSB DS.CM	TRANSMITT BUFFFR
3252 12673 061400 DSINR DCT 61400 3253 12674 017737 JSB DS.CM ASK FOR BYTE 3254 12675 061000 OCT 61000 3255 12676 053545 CPA *377 CAN IT BE ACCEPTED? 3256 12677 026722 JMP DSWEX NO SO ERROR 3258 12701 026140 JMP LDEX YES 3259 12702 003004 CMA,INA MAKE IT NEGATIVE 3260 12703 073777 STA P3.CT SAVE AS COUNTER 3261 12704 067772 DSWR1 LDB P3.A GET A AND B REGISTERS 3262 12705 060001 LDA B 3263 12706 067771 LDB P3.B LDB P3.B 3264 12707 167773 LDB P3.B GET DATA 3265 12710 060001 LDA B 3266 12711 001727 ALF,ALF 3267 12712 017736 JSB DS.B TRANSFER CHARACTER 3268 12713 167773 LDB P3.TO,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.TO MOVE ADDRESS UP ONE 3272 12717 037777 TSZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3276 12722 063536 DSWEX LDA *22 SET ERROR 22					OCT 60400	
3252 12673 061400 DSINR DCT 61400 3253 12674 017737 JSB DS.CM ASK FOR BYTE 3254 12675 061000 OCT 61000 3255 12676 053545 CPA *377 CAN IT BE ACCEPTED? 3256 12677 026722 JMP DSWEX NO SO ERROR 3258 12701 026140 JMP LDEX YES 3259 12702 003004 CMA,INA MAKE IT NEGATIVE 3260 12703 073777 STA P3.CT SAVE AS COUNTER 3261 12704 067772 DSWR1 LDB P3.A GET A AND B REGISTERS 3262 12705 060001 LDA B 3263 12706 067771 LDB P3.B LDB P3.B 3264 12707 167773 LDB P3.B GET DATA 3265 12710 060001 LDA B 3266 12711 001727 ALF,ALF 3267 12712 017736 JSB DS.B TRANSFER CHARACTER 3268 12713 167773 LDB P3.TO,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.TO MOVE ADDRESS UP ONE 3272 12717 037777 TSZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3276 12722 063536 DSWEX LDA *22 SET ERROR 22	3251	12672	017737			ASK FOR BUFFER
3254 12675 061000 3255 12676 053545				DSTNR	OCT 61400	
3255 12676 053545 CPA *377 CAN IT BE ACCEPTED? 3256 12677 026722 JMP DSWEX NO SO ERROR 3257 12700 002003 SZA,RSS DONE? 3258 12701 026140 JMP LDEX YES 3259 12702 003004 CMA,INA MAKE IT NEGATIVE 3260 12703 073777 STA P3.CT SAVE AS COUNTER 3261 12704 067772 DSWR1 LDB P3.A GET A AND B REGISTERS 3262 12705 060001 LDA B 3263 12706 067771 LDB P3.B 3264 12707 167773 LDB P3.B LDB P3.TO,I GET DATA 3265 12710 060001 LDA B 3266 12711 001727 ALF,ALF 3267 12712 017736 JSB DS.B TRANSFER CHARACTER 3268 12713 167773 LDB P3.TO,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.CT DONE WITH THIS ONE? 3271 12716 037777 TSZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275 12722 063536 DSWEX LDA *22 SET ERROR 22	3253	12674	017737			ASK FOR BYTE
3256 12677 026722						
3257 12700 002003 SZA,RSS DONE? 3258 12701 026140 JMP LDEX YES 3259 12702 003004 CMA,INA MAKE IT NEGATIVE 3260 12703 073777 STA P3.CT SAVE AS COUNTER 3261 12704 067772 DSWR1 LDB P3.A GET A AND B REGISTERS 3262 12705 060001 LDA B 3263 12706 067771 LDB P3.B 3264 12707 167773 LDB P3.TO,I GET DATA 3265 12710 060001 LDA B 3266 12711 001727 ALF,ALF 3267 12712 017736 JSB DS.B TRANSFER CHARACTER 3268 12713 167773 LDB P3.TO,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 LDB P3.TO,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.CT DONE WITH THIS ONE? 3272 12717 037777 TSZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22	3255	12676	053545			
3258 12701 026140	3256	12677	026722			
3259 12702 003004 CMA,INA MAKE IT NEGATIVE 3260 12703 073777 STA P3.CT SAVE AS COUNTER 3261 12704 067772 DSWR1 LDB P3.A GET A AND B REGISTERS 3262 12705 060001 LDA B 3263 12706 067771 LDB P3.B 3264 12707 167773 LDB P3.TO,I GET DATA 3265 12710 060001 LDA B 3266 12711 001727 ALF,ALF 3267 12712 017736 JSB DS.B TRANSFER CHARACTER 3268 12713 167773 LDA B 3270 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.TO MOVE ADDRESS UP ONE 3272 12717 037777 TSZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA *22 SET ERROR 22						
3260 12703 073777 STA P3.CT SAVE AS COUNTER 3261 12704 067772 DSWR1 LDB P3.A GET A AND B REGISTERS 3262 12705 060001 LDA B 3263 12706 067771 LDB P3.B 3264 12707 167773 LDB P3.TO,I GET DATA 3265 12710 060001 LDA B 3266 12711 001727 ALF,ALF 3267 12712 017736 JSB DS.B TRANSFER CHARACTER 3268 12713 167773 LDB P3.TO,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.TO MOVE ADDRESS UP ONE 3272 12717 037777 ISZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22	3258	12701	026140			
3261 12704 067772 DSWR1 LDB P3.A GET A AND B REGISTERS 3262 12705 060001 LDA B 3263 12706 067771 LDB P3.B 3264 12707 167773 LDB P3.TO,I GET DATA 3265 12710 060001 LDA B 3266 12711 001727 ALF,ALF 3267 12712 017736 JSB DS.B TRANSFER CHARACTER 3268 12713 167773 LDB P3.TO,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.TO MOVE ADDRESS UP ONE 3272 12717 037777 TSZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22	3259	12702	003004			
3262 12705 060001 LDA B 3263 12706 067771 LDB P3.B 3264 12707 167773 LDB P3.TO,I GET DATA 3265 12710 060001 LDA B 3266 12711 001727 ALF,ALF 3267 12712 017736 JSB DS.B TRANSFER CHARACTER 3268 12713 167773 LDB P3.TO,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 JSB DS.B 3271 12716 037773 ISZ P3.TO MOVE ADDRESS UP ONE 3272 12717 037777 TSZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22						SAVE AS COUNTER
3263 12706 067771 LDB P3.B 3264 12707 167773 LDB P3.TO,I GET DATA 3265 12710 060001 LDA B 3266 12711 001727 ALF,ALF 3267 12712 017736 JSB DS.B TRANSFER CHARACTER 3268 12713 167773 LDB P3.TO,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.TO MOVE ADDRESS UP ONE 3272 12717 037777 ISZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22				DSWR1		GET A AND B REGISTERS
3264 12707 167773 LDB P3.TO,I GET DATA 3265 12710 060001 LDA B 3266 12711 001727 ALF,ALF 3267 12712 017736 JSB DS.B TRANSFER CHARACTER 3268 12713 167773 LDB P3.TO,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.TO MOVE ADDRESS UP ONE 3272 12717 037777 ISZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22					LDA B	
3265 12710 060001 LDA B 3266 12711 001727 ALF,ALF 3267 12712 017736 JSB DS.B TRANSFER CHARACTER 3268 12713 167773 LDB P3.T0,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.T0 MOVE ADDRESS UP ONE 3272 12717 037777 ISZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22						
3266 12711 001727 ALF, ALF 3267 12712 017736 JSB DS.B TRANSFER CHARACTER 3268 12713 167773 LDB P3.T0, I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.T0 MOVE ADDRESS UP ONE 3272 12717 037777 ISZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22	3264	12707	167773			GET DATA
3267 12712 017736	3265	12710	060001			
3268 12713 167773 LDB P3.T0,I 3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.T0 MOVE ADDRESS UP ONE 3272 12717 037777 ISZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22						
3269 12714 060001 LDA B 3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.TO MOVE ADDRESS UP ONE 3272 12717 037777 ISZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22					JSB DS.B	TRANSFER CHARACTER
3270 12715 017736 JSB DS.B 3271 12716 037773 ISZ P3.TO MOVE ADDRESS UP ONE 3272 12717 037777 TSZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22						
3271 12716 037773 ISZ P3.TO MOVE ADDRESS UP ONE 3272 12717 037777 TSZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22	3269	12714	060001		LDA B	
3272 12717 037777 TSZ P3.CT DONE WITH THIS ONE? 3273 12720 026704 JMP DSWR1 NO 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22						
3273 12720 026704 JMP DSWR1 NU 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22					ISZ P3.TO	MOVE ADDRESS UP ONE
3273 12720 026704 JMP DSWR1 NU 3274 12721 026664 JMP DSWR0 YES THEN MOVE TO NEXT TRANSFER 3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22					TSZ P3.CT	DONE WITH THIS ONE?
3275* 3276 12722 063536 DSWEX LDA #22 SET ERROR 22					JMP DSWR1	NU
3276 12722 063536 DSWEX LDA #22 SET ERROR 22	3274	12721	026664		JMP DSWR0	YES THEN MOVE TO NEXT TRANSFER
3277 12723 026626 JMP DSEX RETURN				DSWEX		· - - · · · · · · · · · · · · · · · · · ·
	3277	12723	026626		JMP DSEX	RETURN

PAGE 0079 #01 * HP 1000 L/20-SERIES LOADERS PAGE 3

3279	12724	013545	DS%B	AND	#377	
3280	12725	033557				DS PUT BYTE REQUEST
3281	12726	017741				WAIT FOR FLAG
3282	12727	026142			LDEX+2	
3283		102530				GET DATA
3284		127736			DS.B,I	
3285*				•	20,0,1	
3286	12732	067737	DS%C4	LDB	DS.CM	GET COMMAND
3287		160001	~O ;; C		B,I	OB COLUMN
		017741				WAIT FOR FLAG
		026142				TIMED OUT
		102530				GET DATA
3291		037737			DS.CM	
		064000		LDB		
3293		127737			DS.CM,I	
3294*				3111	55.07 / 1	
3295	12742	102630	DS%FT	ОΤА	DR	
3296		103730	0000		DR,C	
		063573				GET TIME OUT
		102230		SFC		751 1176 501
		026754		JMP		
		034001		ISZ		
		026745		JMP		
		034000		ISZ		
		026745		JMP		
		127741		-	-	RETURN TIME OUT
		037741		ISZ	DS.FT	NO SKIP TIME OUT
3306		127741			DS.FT,I	
3307*						
3308	12756	067742	DS%WF	LDB	DS.WF	CHANGE RETURN ADDRESS
		077741			DS.FT	
3310		026744				SKIP OUTPUT JUST FLAG
3311*		-				
3312	12761	067400	DSVCP	OCT	67400	

PAGE 0080 #01 # HP 1000 L/20-SERIES LOADERS PAGE 3

3314*	UV PROM	LOADER		
3315*				
3316	12762 017743	RMLD		SET SELECT CODE
3317	12763 020022	2		DEFAULT SELECT CODE DEVICE 2
3318	12764 067760)	LDB P3.FL	MAKE FILE # NEG
3319	12765 007000)	CMB	MAKE NUMBER NEGATIVE
3320	12766 077760)	STB P3.FL	SAVE PROGRAM NUMBER
3321	12767 002400)	CLA	START WITH FIRST LUCATION IN RUM
3322	12770 073773	RMLDO	STA P3.TO	SAVE IT
	12771 002021		SSA,RSS	IF ADDRESS GOES NEGATIVE THEN NEXT SC
3324	12772 027000)	JMP RMUD1	
3325	12773 017735			MOVE TO NEXT SELECT CODETER
3326	12774 067773	3	LDB P3.TO	GET REMAINING COUNT
3327	12775 060001	l	LDA B	
3328	12776 001669	5	ELA, CLE, ERA	ELIMINATE BIT 15
3329	12777 026770)	JMP RMLDO	
3330	13000 102631	RMLD1	OTA CTL	PASS ADDRESS TO ROM BUARD
3331	13001 102730)	STC DR	READ LOCATION IN ROM
3332	13002 003400)	CCA	
	13003 102530		LIA DR	GET DATA FROM ROM
3334	13004 07377	7		
	13005 05356			END OF PROGRAMS?
	13006 02707	5		YES THEN ERROR RETURN
	13007 00202		SSA,RSS	IS THIS EXTENDED LOAD?
3338	13010 02707	7	JMP RMLD4	YES
	13011 003004	4	CMA, INA	MOVE UP ONE LOCATION
	13012 06777.	3		GET PREVIOUS ADDRESS
	13013 04000:		ADA B	MOVE TO NEXT PROGRAM
	13014 04352	1	ADA #2	
	13015 03776			WAS THIS IT?
3344	13016 02677	0		NO TRY NEW ONE
3345	13017 10273		STC DR	MOVE TO LOCATION IN MEMORY
3346	13020 10253		LIA DR	
3347	13021 07377.		STA P3.TO	SAVE IT
3348	13022 06774		LDB S.SC	CHECK IF ON UPPER PAGE
	13023 10110		RRR 16	
	13024 01356		AND #76K	
-	13025 00200		SZA	
3352	13026 02706	0	JMP RMLD2	YES SHIP CHECK

PAGE 0081 #01 * HP 1000 L/20-SERIES LOADERS PAGE 3

3354	13027	005121		BRS, BRS	IS ADDRESS GREATER THAN 3
3355	13030	006002		SZB	
3356	13031	027060		JMP RMLD2	YES SKIP MOVE
3357	13032	102501		LIA CPUST	
3358	13033	001200		RAL	
3359	13034	002021		SSA,RSS	
3360	13035	027040		JMP *+3	
3361	13036	063537	RMLDE	LDA #40	CAN'T DO IT
3362	13037	026141		JMP LDEX+1	
3363	13040	063550		LDA #1700	SET FROM ADDRESS
3364	13041	073743		STA S.SC	
3365	13042	033561		IOR #76K	
3366	13043	167743		LDB S.SC,I	
3367	13044	174000		STB A, I	
3368	13045	037743		ISZ S.SC	
3369	13046	002004		INA	
3370	13047	002021		SSA, RSS	
3371	13050	027043		JMP *-5	
3372	13051	103503		LIA 3,C	CHANGE BREAK ADDRESS
3373	13052	033561		IOR #76K	
3374	13053	103603		OTA 3,C	
3375	13054	063561		LDA #76K	
3376	13055	033057		IOR *+2	
3377	13056	124000		JMP A,I	
3378	13057	001060		DEF *+1-P3	
3379	13060	102730	RMLD2	STC DR	NOW TRANSFER DATA
3380	13061	102531		LIA CTL	CHECK IT HASN'T ROLLED OVER
3381	13062	002021		SSA, RSS	
3382	13063	027070		JMP *+5	NO - CONTINUE
3383	13064	017735		JSB RMNSC	MOVE TO NEXT SELECT CODE
3384	13065	002400		CLA	START WITH NEW
3385	13066	102631		OTA CTL	ADDRESS ON CARD
3386	13067	027060		JMP RMLD2	
3387	13070	106530		LIB DR	GET DATA
3388	13071	017732		JSB P3C	CHECK IF STORABLE
		037777		ISZ P3.CT	END OF TRANSFER
		027060		JMP RMLD2	NO
3391	13074	026140		JMP LDEX	YES
3392*					
3393	13075	063530	RMED3	LDA #12	SET ERROR 12
3394		026141		JMP LDEX+1	

```
3396*
          FXTENDED LOAD
3397*
                                          MOVE TO PARTIAL
                     RMLD4 STC DR,C
     13077 103730
3398
                                          RESET FLAG SKIP
                           LIB CTL
3399
      13100 106531
                           OTB CTL
3400
      13101 106631
                                          GET PARTIAL
      13102 106530
                           LIB DR
3401
                                          IS THERE ANY
      13103 006002
                           SZB
3402
                                          YES COUNT IT
3403
      13104 002004
                           INA
3404
      13105 043567
                           ADA #M11
                                          IS IT OVER 8
                                          ??
3405
      13106 002020
                           SSA
                                          NO THEN NEW FORMAT
                           JMP *+5
      13107 027114
3406
                           LDB P3.CT
3407
      13110 067777
                           LDA B
3408
      13111 060001
3409
      13112 003004
                           CMA, INA
     13113 027004
                           JMP RMLD1+4
3410
                           LIA CTL
3411
      13114 102531
                                          BACK UP ONE
      13115 043563
                           ADA #M1
3412
      13116 067777
                           LDB P3.CT
                                           GET PARTIAL
3413
      13117 006003
                                          JF PARTIAL ONLY THEN OK
                           SZB, RSS
3414
      13120 027141
                           JMP RMLD5
3415
                                          NOT THEN MUST BE ON CARD BOUNDRY
3416
      13121 002002
                           SZA
                                          NOT SO ERROR
                           JMP RMLD3
      13122 027075
3417
                                          IS THIS THE FILE
                           ISZ P3.FL
      13123 037760
3418
                           JMP *+2
      13124 027126
3419
                           JMP RMLX
                                          YES THEN LOAD IT
3420
      13125 027157
                                          GET PARTIAL
      13126 102530
                           LIA DR
3421
      13127 073773
                           STA P3.TO
                                          SAVE IT
3422
                                          MOVE TO NEXT SELECT CODE
3423
     13130 017735
                           JSB RMNSC
                           CCB
3424
     13131 007400
                           ADB P3.CT
3425
     13132 047777
3426
     13133 077777
                           STB P3.CT
      13134 006002
                           SZB
3427
                           JMP *-5
3428
     13135 027130
                           LDB P3.TO
                                          GET PARTIAL
      13136 067773
3429
                           LDA B
      13137 060001
3430
                           JMP RMLDO
      13140 026770
3431
      13141 106530
                     RMLD5 LIB DR
                                          PARTIAL ONLY
3432
                            ADB P3.TO
3433
      13142 047773
      13143 060001
                           LDA B
3434
                           ISZ P3.FL
                                          IS THIS THE FILE
3435
      13144 037760
                                          NO SKIP IT
                           JMP RMI-DO
3436
      13145 026770
                                          SET STARTING ADDRESS
3437
      13146 002400
                           CLA
                           STA P3.TO
3438
      13147 073773
                           LIA DR
                                          GET PARTIAL
      13150 102530
3439
      13151 003004
                                          MAKE IT NEG
                           CMA, INA
3440
      13152 073777
                           STA P3.CT
3441
                                          BACK UP ONE
                           LIA CTL
3442
      13153 102531
                           ADA #M1
3443
      13154 043563
3444
     13155 102631
                           OTA CTL
                                          GO DO TRANSFER
3445
     13156 027060
                           JMP RMLD2
```


3447 3448	13160	103503 013561	RMLX	AND	3,C #76K	CHECK IF ON BASE PAGE IF NOT
3449		002002		SZA		
3450		027036		-	RMLDE	THEN CAN'T DO IT
3451		102530		LIA		GET PARTIAL AGAIN
3452		073774			P3.T1	SAVE IT
3453		063273				TRANSFER BASE PAGE UNDER DMA
3454		006700			CCE	SET BIT 15
3455		005500		ERB		
3456		017734				MAKE TRANSFER
		063274			RM31K	SECOND PORTION COUNT AND ADDRESS
3458		064000		LDB	-	
3459		017734				TRANSFER IT
		067774			P3.T1	GET PARTIAL
		006002		SZB		IF PARTIAL COUNT AS WHOLE
3462		037777			P3.CT	
3463		006400		CLB		
3464		077732			P3C	CLEAR MAP REG
	13201	007400	RMLX0			DECREMENT COUNT
3466	13202	047777			P3.CT	
3467		0777 7 7			P3.CT	
	13204	006002		SZB		
3469		006020		SSB		DONE
3470	13206	026140		JMP	LDEX	YES EXIT
3471	13207	017735		JSB	RMNSC	NO - MOVE TO NEXT SC
	13210	006400		CLB		
3473	13211	106502		LIB	2	CHECK IF THERE
3474	13212	050001		CPA	В	
3475	13213	002001		RSS		
3476	13214	027075		JMP	RMLD3	NO SO ERROR
3477	13215	067732		LDB	P3C	USE MAPS
3478	13216	060001		LDA	В	
3479	13217	043537		ADA	#40	MOVE UP ONE MAP
3480	13220	073732		STA	P3C	SAVE IT
3481	13221	064000		LDB	A	
3482	13222	063562		LDA	#100K	DO ALL OF IT
3483	13223	017734		JSB	RM.TP	
3484	13224	027201			RMLX0	DO NEXT BLOCK

*

HP 1000 L/20-SERIES LOADERS PAGE 3

```
PASS COUNT OUT
                     RM%TR OTA 23B
     13225 102623
3486
                                          GET CONTROL WORD
                           LDA RMCW
      13226 063272
3487
     13227 006021
                           SSB, RSS
3488
                           INA
      13230 002004
3489
                           OTA 21B
                                          CONTROL
      13231 102621
3490
                           LDA B
      13232 060001
3491
                                          ADDRESS OR MAPPED
                           SSB, RSS
3492
      13233 006021
                                          MAPPED SO ADDR 0
3493
      13234 006400
                           CLB
                           OTB 22B
3494
      13235 106622
                                          ELIMINATE BIT 15
                           ELB, CLE, ERB
3495
      13236 005665
                                          AND CARD ADDRESS
                           OTB 31B
3496
      13237 106631
                                          SAVE MAP CONTENT
3497
      13240 064141
                           LDB 141B
                           STB P3.T1
3498
      13241 077774
                           CLF DR
                                          AND ANY FLAGS
3499
      13242 103130
                           STA 141B
                                          SET NEW MAP REG
      13243 070141
3500
                           STC 21B,C
                                          START TRANSFER
3501
      13244 103721
3502
      13245 002400
                           CLA
                                          DONE
                           SFC 23B
3503
      13246 102223
      13247 027254
                           JMP *+5
3504
      13250 002006
                           INA, SZA
3505
                           JMP *-3
      13251 027246
3506
                                          TIME OUT
      13252 063531
                           LDA #13
3507
                           JMP LDEX+1
      13253 026141
3508
      13254 106721
                           CLC 21B
3509
                                          RESTORE MAP REG
      13255 067774
                           LDB P3.T1
3510
      13256 074141
                           STB 141B
3511
                           JMP RM.TR,I
                                          RETURN
3512
      13257 127734
3513*
                                          MOVE TO NEXT SELECT CODE
     13260 102502
                     RM%SC LIA 2
3514
      13261 002004
3515
                            INA
                                          NOT OVER
                           CPA #100
3516
      13262 053542
                           JMP RMLD3
                                          YEP
      13263 027075
3517
                           OTA 2.C
                                          OK.
      13264 103602
3518
                                          SEE IF IT IS THERE
3519
      13265 002400
                           CLA
                           LIA 2
3520
      13266 102502
3521
      13267 002003
                           SZA, RSS
                                          NO SO ERROR
                           JMP RMLD3
3522
      13270 027075
                                          OK RETURN
      13271 127735
                           JMP RMNSC,I
3523
3524*
                                           STC + INPUT
                           OCT 40200
3525
      13272 040200
                     RMCW
                           OCT 176100
      13273 176100
                     RM1K
3526
      13274 102000
                     PM31K OCT 102000
3527
                     RMADX OCT 2000
      13275 002000
3528
           HP-IB DISC LOADER
3530*
3531*
                                           SET SELECT CODE
                     DCLD
                            JSB S.SC
3532
     13276 017743
                                           DEFAULT SELECT CODE
                            OCT 62027
      13277 062027
3533
                                           INDICATE DISC BOOT
      13300 006404
                            CLB, INB
3534
                            JMP CRSP2
                                           GO TO OTHER PAGE
3535
      13301 027760
```

PAGE 0085 #01 * HP 1000 L/20-SERIES LOADERS PAGE 3

3537*	Si	ET SELEC	r CODE		
3538*					
3539	13302	103101	S%SC	Cro	
3540	13303	063521		LDA #2	SET SELECT CODE ERROR
3541	13304	073755		STA P3ERR	
3542	13305	002440		CLA, SEZ	CLEAR FILE NO. (CONTINUE)
3543	13306	027322		JMP S%SCO	YES USE DEFAULT
3544	13307	073760		STA P3.FL	
		006003		SZB,RSS	WAS THIS A DEFAULT?
3546	13311	027325		JMP S%SC1	YES
3547	13312	060001		LDA B	NO FILE # ONLY?
3548	13313	013570		AND #M20	MASK OFF FILE
3549	13314	101100		RRR 16	CHANG HANDS
3550	13315	006002		SZB	?
3551	13316	027330		JMP S%SC2	
		073760		STA P3.FL	YES FILE ONLY
		102101		STO	INDICATE FILE SET
3554	13321	027325		JMP S%SC1	
		102503	S%SCO		GET PREVIOUS DATA
3556	13323	002002		SZA	
3557	13324	027327		JMP S%SC2-1	
3558	13325	067743	S%SC1	LDB S.SC	PICK UP DEFAULT SC
3559	13326	160001		LDA B,I	
3560	13327	013554		AND #7777	NO FILE NUMBER
3561	13330	073756	S%SC2	STA P3.SC	SAVE SELECT CODE USED
3562	13331	013540		AND #60	MUST BE OVER 20 OCT
3563	13332	002003		SZA,RSS	
3564	13333	026142		JMP LDEX+2	NOT SO ERROR
3565	13334	067756		LDB P3.SC	RESTOR A REG
3566	13335	060001		LDA B	
3567	13336	013541		AND #77	
3568	13337	103602		OTA 2,C	SET AND FNAGLE GLOBAL REG.
3569	13340	002400		CLA	CHECK FOR RESPONSE
3570	13341	103502		LIA 2,C	
3571	13342	002003		SZA,RSS	
3572	13343	026142		JMP LDEX+2	
3573	13344	067756		LDB P3.SC	
3574	13345	005700		BLF	SET FILE #
3575	13346	074000		STB A	
3576	13347	013534		AND #17	
3577	13350	067760		LDB P3.FL	
3578	13351	002040		SEZ	CONTINUE?
3579	13352	102525		LIA 25B	YES GET FILE #
3580		102201		SOC	ONLY IF NOT PREVIOUSLY SET
3581		101100		RRR 16	IT WAS
3582		073760		STA P3.FL	
3583	13356			INA	MOVE TO NEXT FILE NO
3584	13357	102625		OTA 25B	SET FOR NEXT LOAD

PAGE 0086 #01 # HP 1000 L/20-SERIES LOADEPS PAGE 3

		A		
		067756	LDB P3.SC	
3587		005700	BLF	MOVEM MO OUR ADDRESS
3588		005723	BLF, RBP	MOVET TO BUS ADDRESS
		060001	LDA B	
		013524	AND #7	
		073757	STA P3.SB	AND SET IT
3592		005723	BLF, RBR	
3593		060001	LDA B	
		013524	AND #7	
3595		073761	STA P3.UN	UNIT NO
		067143	LDB S.SC	GET DEVICE NO.
		106624	OTB 24B	SAVE CURRENT PAGE
3598	13374	160001	LDA B,I	
		013560	AND #70K	
3600	13376	067756	LDB P3.SC	GET CURRENT DEVICE
		101100	RRR 16	
3602	13400	013554	AND #7777	
3603	13401	030001	IOR B	
3604		073756	STA P3.SC	
3605		025404	JMP *+1-P3	PUT SELF ON BASE PAGE
		064137	LDB 137B	SAVE MAP FOR CHECK
3607	13405	002400	CLA	
3608	13406	070137	STA 137B	SET TO MAP TO PAGE 0
3609	13407	063561	LDA #76K	
3610	13410	033551	IOR #1776	SET ADDRESS FOR LAST PAGE
		102711	STC 11B	ENABLE MAPS
		027413	JMP *+1	TURN THEM ON
3613	13413	174000	STB A, I	PUT DATA IN UPPER PAGE
		154000	CPB A,I	DID IT STORE?
		002005	INA, RSS	YES
		027436	JMP S%SC4	NO DNLY 16K
3617	13417	067777	LDB P3.CT	GET NEW DATA
3618		007000	CMB	
3619		174000	STB A,I	TRY CROSS PAGE
3620	13422	106711	CLC 11B	DISABLE MAPS
3621		027424	JMP *+1	TUPN THEM OFF
3622	13424	002400	CLA	
3623		057777	CPB P3.CT	DID IT STORE IN BASE PAGE
3624		027433	JMP S%SC3	YES THEN MAPPED SYSTEM
3625		063561	LDA #76K	SET FOR 16K
		033432	IOR *+2	
3627	13431	124000	JMP A,I	PUT SELF ON PAGE
3628	13432	001433	DEF *+1-P3	

PAGE 0087 #01 * HP 1000 L/20-SERIES LOADERS PAGE 3

3630		067776	S%SC3	LDB	P3.T3	RESTOR LOCATION
3631	13434	074137		STB	137B	
3632	13435	027442		JMP	*+5	
3633	13436	063555	S%SC4	LDA	#36K	ONLY 16K FOR MAX
3634	13437	033441		IOR	*+2	
3635	13440	124000		JMP	A,I	
3636	13441	001442		DEF	*+1=P3	
3637	13442	013561		AND	#76K	USE PAGE
3638		107503		LIB	3,C	GET ON PAGE ADDRESS
3639	13444	101100		RRR		
3640		013552			#1777	
3641	13446	030001		TOR		
		103603			3,C	
3643		102524			24B	GET PREVIOUS ADDRESS
3644		013561			#76K	SET FOR MOVE
3645		033550			#1700	
3646		102624			24B	FROM ADDREWW
3647		063550			#1700	The strain of th
3648		030001		IOR		
3649		102626			26B	TO ADDRESS
3650		102524	S%SC5			*DO MOVE
3651		164000	0 8000		A,I	BO 110 V L
3652		002004		INA		
3653		102624			24B	
3654		102526			26B	
3655		174000			A,I	
3656		002004		INA	n / 1	
3657		102626		OTA	26B	
3658		013552			#1777	
3659		002002		SZA	~ 4 / / /	DONE?
3660		027457			S%SC5	NO.
3661		067743			5.5C	SET RETURN ADDRESS
3662		060001		LDA		OB! NEIGHT AUDICEOU
3663		013552			#1777	
3664		101100		RRR		
3665		102526			26P	
3666		043563			#M1	
		013561			#76K	
3668		030001		TOR		
3669		073743			S.SC	
		013561			#76K	UPDATE STRING POINTER
3671		067762			P3.DF	STRING POINTER
3672		006003			RSS	IF NOT DEFINED
3673		027513			*+5	THEN SKIP UPDATE
3674		101100		RRR		THEN SKIP UPDATE
3675		013552			#17 77	
3676					- '	
3677		030001 073762		TOR	P3.OF	
3678		073762			S.SC	ADJUST RETURN
3679		063526			#10	SET DEVICE ERROR
3680		073755			P3ERR	SET DEATCE ERROR
3681		127743				AND DETIDAL
1000	(3010	12//43		UMP	S.SC,I	AND RETURN

```
3683*
          CONSTANTS
3684 13517 001763 VCPD3 DEF P3VCP-P3
3685*
                            OCT 1
3686
      13520 000001
                     # 1
      13521 000002
                     #2
                            OCT 2
3687
      13522 000004
                     # 4
                            OCT 4
3688
      13523 000006
                            OCT 6
3689
                     #6
                            OCT 7
3690
      13524 000007
                     #7
                            OCT 207
      13525 000207
                     #207
3691
                            OCT 10
3692
      13526 000010
                     #10
                            OCT 11
OCT 12
      13527 000011
                     #11
3693
      13530 000012
                     #12
3694
                     #13
                            OCT 13
3695
      13531 000013
      13532 000014
                     #14
                            OCT 14
3696
3697
      13533 000015
                      #15
                            OCT 15
                            OCT 17
3698
      13534 000017
                     #17
                            OCT 21
3699
      13535 000021
                     #21
                            OCT 22
3700
      13536 000022
                      #22
                            OCT 40
3701
      13537 000040
                      #40
      13540 000060
                      #60
                            OCT 60
3702
      13541 000077
                      #77
                            OCT 77
3703
                     #100
                            OCT 100
3704
      13542 000100
3705
      13543 000170
                     #170
                            OCT 170
      13544 000177
                      #177
                            OCT 177
3706
      13545 000377
                      #377
                            OCT 377
3707
                            OCT 404
3708
      13546 000404
                      #404
      13547 000604
                      #604
                            OCT 604
3709
                      #1700 OCT 1700
3710
      13550 001700
3711
      13551 001776
                      #1776 OCT 1776
3712
      13552 001777
                     *1777 OCT 1777
                     *3770 OCT 37700
3713
      13553 037700
      13554 007777
                     #7777 9CT 7777
3714
                           OCT 36000
3715
      13555 036000
                     #36K
      13556 040000
                      #40K
                            OCT 40000
3716
                            OCT 60000
      13557 060000
                      #60K
3717
                            OCT 70000
3718
      13560 070000
                      #70K
                            OCT 76000
3719
      13561 076000
                      #76K
                      #100K DCT 100000
      13562 100000
3720
                      #M1
                            OCT -1
3721
      13563 177777
                            OCT -2
3722
      13564 177776
                      #M2
                            OCT -6
      13565 177772
                      #M6
3723
      13566 177770
                      #M10
                            OCT -10
3724
                            OCT -11
3725
      13567 177767
                      *M11
                            OCT -20
      13570 177760
3726
                      #M20
                      #M40
                            OCT -40
      13571 177740
3727
      13572 177754
                            DEC -20
                      #N20
3728
                            DEC -64
      13573 177700
3729
                      BLK
3730*
                            OCT 123
      13574 000123
                      $38
3731
      13575 000127
                      $3W
                            OCT 127
3732
3733
      13576 041524
                      $3CT
                            ASC 1,CT
3734
      13577 051115
                      SBRM
                            ASC 1,RM
      13600 042103
                      $3DC
                            ASC 1,DC
3735
                            ASC 1,DS
      13601 042123
                      $3DS
3736
```

HP 1000 L/20-SERIES LOADERS PAGE 3

```
3738
      13602 060001
                      P3C%
                            LDA B
                                           SAVE DATA
3739
      13603 067733
                            LDB P3C+1
                                           GET ADDRESS
                            RRR 16
3740
      13604 101100
                                           SWAP A&B
3741
      13605 013573
                            AND BLK
      13606 101100
3742
                            RRR 16
                                           SWAP BACK
3743
      13607 007004
                            CMB, INB
                                           MAKE IT NEGATIVE
3744
      13610 047773
                            ADB P3.TO
                                           NOW ADD STORE ADDRESS
3745
      13611 101100
                            PRR 16
                                           SWAP A&B
3746
      13612 002020
                            SSA
                                           IF NEGATIVE THEN OK
3747
      13613 027617
                            JMP *+4
                                           OK STORE CONTENTS
3748
      13614 043573
                            ADA BLK
                                           PAST 64 LOCATIONS?
3749
      13615 002020
                            SSA
3750
      13616 027627
                            JMP P3C%0
                                           NO SKIP STORE
3751
      13617 060001
                           LDA B
3752
      13620 067773
                            LDB P3.TO
                                           CHECK IF A OR B
3753
      13621 101100
                            RRR 16
3754
      13622 002003
                            SZA, RSS
                                           IS IT A REG REF?
                            STB P3.A
3755
      13623 077772
                                           YEP
3756
      13624 053520
                            CPA #1
                                           HOW ABOUT B REG REF
3757
      13625 077771
                            STB P3.B
3758
      13626 177773
                            STB P3.T0,I
                                           THEN MEMORY
      13627 037773
3759
                     P3C%0 ISZ P3.T0
                                           MOVE TO NEXT LOCATION
3760
      13630 127732
                           JMP P3C, I
                                           RETURN
3761*
3762
      13631
                     FOP3
                           EQU *
                                          END OF PAGE 3
3763*
3764
      13732
                            ORG 13732B
3765
      00101
                     RAP3
                           EQU *-EOP3
                                          REMAINING AREA FOR PAGE 3
      13732
3766
                     DSDNL EQU *
3767
      13732 161001
                     P3C
                           OCT 161001
3768
      13733 017733
                           JSB *
                                          SET CURRENT ADDRESS
3769
      13734 027602
                     RM.TR JMP P3C%
                                          GO CHECK ADDRESS
3770
      13735 027225
                     RMNSC JMP RM%TR
3771
      13736 027260
                     DS.B JMP RM&SC
      13737 026724
3772
                     DS.CM JMP DS%B
3773
      13740 026732
                     DS.GT JMP DS%CM
     13741 026630
3774
                     DS.FT JMP DS%GT
3775
      13742 026742
                     DS.WF JMP DS%FT
3776
      13743 026756
                     S.SC
                           JMP DS%WF
3777
      13744 063750
                           LDA CTI.W
                                          GET RETURN JUMP
      13745 073750
                           STA *+3
3778
3779
      13746 102702
                           STC 2
                                          DISABLE ROM
      13747 106702
                           CLC 2
3780
                                          ENABLE ROM
      13750 027302
3781
                     CTI.W JMP S%SC
      13751 026500
                     CTI.B JMP CTI%W
3782
      13752 026507
3783
                     CTIO JMP CTI%B
      13753 026531
3784
                     CTO.B JMP CTIO%
3785
      13754 026514
                     CTO.W JMP CTO%B
3786
      13755 026522
                     P3ERR JMP CTOWN
3787
      13756 026140
                           JMP LDEX
3788
      13757 000000
                           NOP
```

PAGE 0090 #01 * HP 1000 L/20-SERIES LOADERS PAGE 3

```
CROSS OVER TO LOWER PAGE
3790*
3791*
                                         BITS FOR PAGE 2 LOADERS
                    CRSP2 LDA #404
3792 13760 063546
                          OTA CPUST
3793
      13761 102601
                          JMP LDRR
                                         ENTRY FROM OTHER PAGES
3794 13762 026243
3795*
          REP ENTRY POINTBREAK ENTRY POINT (SAME ON OTHER PAGE)
3796*
3797*
                                         INSURE PARITY SENSE
3798 13763 103105 P3VCP CLF 5
                                         DISABLE MAPING
                           CLC 13B
      13764 106713
3799
                                         SFS O,C CHECK INTERRUPTS
                           DCT 103300
      13765 103300
3800
                           JMP *+4
                                         THERE OFF
      13766 027772
3801
                                         SAVE THE A REG.
                           STA P3.A
      13767 073772
3802
                                         INDICATE INTS ON
                           CCA
      13770 003400
3803
                           JMP *+3
      13771 027774
3804
                           STA P3.A
      13772 073772
3805
      13773 002400
                           CLA
3806
                           STA P3.I
      13774 073764
3807
                                         INSURE UPPER PAGE
      13775 063525
                   P3VC0 LDA #207
3808
                           OTA CPUST
      13776 102601
3809
                                         LOOP IF ERROR
3810 13777 027775
                           JMP P3VC0
3811*
          COMMON STORAGE
3812*
3813*
                    P3.CT EQU 1777B+P3
3814
      13777
                    P3.T3 FQU 1776P+P3
3815
      13776
                     P3.T2 EQU 1775B+P3
3816
      13775
                     P3.T1 EQU 1774B+P3
3817
      13774
                    P3.T0 EQU 1773B+P3
3818
      13773
                    P3.A EQU 1772B+P3
3819
     13772
                          EQU 1771R+P3
                    P3.B
3820
     13771
                     P3.E EQU 1770B+P3
3821
      13770
                     P3.0 EQU 17678+P3
3822
      13767
                     P3.GF EQU 1766R+P3
3823
      13766
                     P3.M EQU 1765B+P3
      13765
3824
                     P3.I EQU 1764B+P3
3825
      13764
3826
      13763
                     P3.EM EQU 1763B+P3
                     P3.DF EQU 1762B+P3
3827
      13762
                     P3.UN EQU 1761B+P3
3828
      13761
                     P3.FL EQU 1760B+P3
3829
      13760
                     P3.SR EQU 1757B+P3
      13757
3830
                     P3.SC EQU 1756B+P3
3831
      13756
3832*
3833*
                           END
3834
** NO ERRORS *TOTAL **RTE ASMB 92067-16011**
```

PAGE 0091 CROSS-REFERENCE SYMBOL TABLE

03686	03756					
03692	03679					
03704	02878	03516				
03720	03482					
03693	03204					
03694	02986	03393				
03695	03507					
03696	03210					
03697	03216					
03698	03228	03576				
03705						
03710	03363	03645	03647			
03706	02882					
03711	03610					
03712	03640	03658	03663	03675		
03687	02942	02995	03018	03342	03540	
02972	03055	03237				
03691	02873	03808				
03699	03028	03108				
03700	03276					
03715	03633					
03707	02857	03126	03129	03247	03255	03279
03713						
03688	07809	02944				
03701	03361	03479				
03708	03792					
03716						
	03692 03704 03720 03693 03694 03695 03696 03697 03698 03705 03710 03706 03711 03712 03687 02972 03691 03699 03700 03715 03707 03713	03692 03679 03704 02878 03720 03482 03693 03204 03694 02986 03695 03507 03696 03210 03697 03216 03698 03228 03705 03363 03706 02882 03711 03610 03712 03640 03687 02942 02972 03055 03691 02873 03699 03028 03700 03276 03715 03633 03707 02857 03713 03688 07809 03701 03361 03708 03792	03692 03679 03704 02878 03516 03720 03482 03693 03693 03204 03694 03694 02986 03393 03695 03507 03696 03696 03210 03697 03697 03228 03576 03705 03710 03363 03645 03706 02882 03711 03610 03712 03640 03658 03687 02942 02995 02972 03055 03237 03691 02873 03808 03700 03276 03108 03715 03633 03707 02857 03126 03713 03688 02809 02944 03701 03361 03479 03708 03792	03692 03679 03704 02878 03516 03720 03482 03693 03204 03694 02986 03393 03695 03507 03696 03210 03697 03216 03698 03228 03576 03705 03710 03363 03645 03647 03706 02882 03711 03610 03658 03663 03687 02942 02995 03018 02972 03055 03237 03691 02873 03808 03699 03028 03108 03700 03276 03715 03633 03707 02857 03126 03129 03713 03688 07809 02944 03479 03701 03361 03479 03479 03708 03792 03792 03479	03692 03679 03704 02878 03516 03720 03482 03693 03693 03204 03393 03694 02986 03393 03695 03507 03696 03696 03210 03697 03697 03216 03576 03705 03228 03576 03710 03363 03645 03647 03711 03610 03610 03712 03640 03658 03663 03675 03687 02942 02995 03018 03342 02972 03055 03237 03691 02873 03808 03699 03028 03108 03108 03700 03276 03715 03633 03108 03129 03247 03713 03688 07809 02944 03701 03361 03479 03708 03792 03479 03479 03708 03792	03692 03679 03704 02878 03516 03720 03482 03693 03693 03204 03694 03694 02986 03393 03695 03507 03696 03696 03210 03697 03697 03216 03697 03705 03278 03576 03706 02882 03711 03610 03712 03640 03658 03663 03675 03687 02942 02995 03018 03342 03540 02972 03055 03237 03691 02873 03808 03108 0349 03247 03255 03715 03633 03707 02857 03126 03129 03247 03255 03713 03688 02809 02944 03479 03479 03479 03701 03361 03479 03708 03792 03479 03479 03479 03479 03479

	PAGE 00 CROSS-R		SYMBOL TA	ABLE				
	#6	03689	02946	03079				
	#60	03702	02992	03562				
	#604	03709	02798	02925				
	#60K	03717	03280					
	# 7	03690	02939	03590	03594			
	#70K	03718	03599					
	#76K	03719 03625	03350 03637	03365 03644	03373 03667	03375 03670	03448	03609
	#7 7	03703	03567					
	#7777	03714	03560	03602				
	#M1	03721	03335	03412	03443	03666		
(a#M10	03724						
	#M11	03725	03404					
(a#M2	03722						
	#M20	03726	03548					
(0 # M 4 O	03727						
(a#M6	03723						
(a#N20	03728						
	\$!?	01873	01559					
	\$%	01859	01385					
	\$.D1	03157	03072					
	\$.P0	03155	02979	02994	03013	03068		
	\$.80	03160	03017					
	\$.00	03159	02988					
	@\$2 S	02676						
	\$2W	02677	02071	02391				
	\$34	03158	03074					
	\$3CT	03733	02960					

	PAGE 00	093				
	CROSS-F	REFERENCE	SYMBOL	TABLE		
	\$3DC	03735	02964			
	\$3DS	03736	02966			
	\$3RM	03734	02962			
	\$3 S	03731	03000	03111		
	\$3W	03732	03006	03174		
	\$ A	01840	01439	01596		
	\$B	01841	01402	01442	01598	
	\$C	01850	01396	01451	01594	
	\$CDC1	03162	02997			
	\$ D	01851	01580	01673		
	\$E	01846	01398	01454	01600	
	SER	01872	01335			
	\$ESC&	03154	02977	03011	03066	
	\$G	01845	01466	01608		
	\$ I	01848	01460	01604		
	\$ K	01849	01463	01606		
	\$L	01852	01281	01400		
	\$LC	01871	01329			
	\$ M	01842	01406	01469	01624	01665
	s N	01853	01578			
	\$0	01847	01457	01602		
	\$P	01839	01394	01445	01626	
	\$ R	01855	01390	01412		
	\$RO	01860	01499	01636		
	sR1	01861	01502	01638		
	\$R2	01862	01505	01640		
	\$R3	01863	01508	01642		
3 ^	sRC	01865	01512	01646		
A-9	4					

PAGE 0094 CROSS-REFERENCE SYMBOL TABLE

\$RD	01864	01510	01644				
\$RDC1	03156	03020					
\$ R F	01869	01540					
\$RI	01867	01517					
\$RM	01874	01496	01634				
\$RS	01866	01514	01648				
\$ R X	01868	01520					
\$ S	01856	01392					
\$ T	01844	01376	01408	01475	01611	01661	
\$ U	01854	01377	01483	01613	01663		
\$ V	01857	01448	01592				
\$ W	01858	01283	01404				
\$WENQ	03161	03076					
ORG	** 02696	00003 02758	00061 03764	01009	01056	01912	01971
. 1	01876	01678	V3,01				
.100	01889	01351					
	01895	01136					
.1000	01902	01092	01149				
.100K	01902	01354	01149				
.140	01880	01334	01293	01311	01347	01576	01694
.15 @.17	01881	01207	01233	01311	V • V • V		
.170	01891	01697					
.1700	01898	01270					
.177	01892	01426	01739	01740			
e.1777	01897	01420	V &	,			
.2	01877	01210	01360	01681			
.20	01877	01126	01324	01421	01793		
• 50	01005	V.120					

PAGE 0095 CROSS-REFERENCE SYMBOL TABLE

.207	01878	01109	01946				
e.21	01883						
.2100	01896	01087	01103				
.24	01884	01795					
.377	01893 01804	01156	01243	01253	01749	01760	01764
.40	01885	01222	01337	01433	01728		
.60	01886	01698	01721				
.604	01894	01930					
.60K	01899	01770					
.6412	01887	01315	01563	01686			
.7	01879	01703	01725				
.76K	01900	01225	01269				
.77	01888	01545					
.77NK	01901	01679					
. M 1	01903	01118					
@.M12	01905						
@ . M 2 O	01906						
. M 6	01904	01715					
.N20	01907	01276					
.N64	01908	01822					
e 1	02632	01998	02028	02298	02310		
a10	02637	02111	02217	02226			
@100	02638	02059	02171				
801000	02640						
@1005	02641	02328					
@@100K	02664						
@@12 A-96	02649						

PAGE 0096 CROSS-REFERENCE SYMBOL TABLE

@15	02650	02408					
@17	02651	02283	02343	02348			
ee1 70	02656						
@1700	02659	02149					
@@177	02657						
@2	02633	02331					
@200	02642	02397					
@2000	02646	02081	02130				
@201	02643	02295					
@204	02644	02292					
@207	02645	02733					
9921	02652						
e2101	02647	02127					
e e 2 4	02653						
ë3	02634	02301	02313				
e377	02658	02338	02425	02430	02436	02444	02573
ee3770	02660						
@ 4	02635						
ạ 4 0	02654	02146	02204				
@404	02661	02003					
e e 6	02636						
e 60	02655	02303					
@604	02662	02716					
<u> 9</u>	02648						
@76K	02663	02055	02058	02151	02159	02161	02165
@D256	02615	02199				•	
@M1	02665	02181	02190				

PAGE 0							
CROSS-	REFERENCE	SYMBOL	TABLE				
@M10	02668	02116	02183				
@ M 1 1	02669	02099					
ēΜ2	02666	02039	02585				
@M20	02670	02484	02607				
@M40	02671	02036					
a @46	02667						
a gN20	02672						
@N64	02673	02682	02689				
Α	00063	00139	00175	00176	00198	00218	00251
	00310	00393	00407	00409	00410	00413	00414
	00423	00438	00439	00446	00447	00504	00514
	00520	00521	00533	00539	00545	00596	00616
	00657	00660	00683	00728	00814	00935	00937
	00939	00941	01061	01088	01091	01105	01213
	01214	01227	01229	01233	01234	01249	01273
	01298	01302	01305	01352	01548	01696	01765
	01771	01814	01817	01827	02006	02009	02012
	02015	02082	02087	02119	02129	02131	02153
	02163	02168	02255	02368	02486	02588	02868
	02879 03377	02880	03120	03130	03292	03302	03367
	03577	03458 03635	03481 03651	03575 03655	03613	03614	03619
	03021	V3033	03031	03000			
AEAUS	00999	00252					
ALTO	00994	00142	00143	00150	00151	00155	00162
	00285	00309	00436	00441	00736	00882	00897
ALT1	00995	00132	00136	00138	00146	00154	00158
	00159	00190	00281	00287	00311	00444	00449
ASR.0	01001	00261					
ASR.1	01002	00273					
В	00064	00110	00134	00137	00189	00206	00244
	00317	00388	00428	00432	00435	00473	00566
	00575	00603	00611	00614	00619	00645	00650
	00656	00682	00692	00718	00726	00746	00755
	00803	00923	00931	00945	00954	01181	01266
	01297	01368	01418	01424	01430	01436	01480
	01586	01616	01620	01652	01700	01702	01709
	01720	01745	01756	01813	01825	02001	02005
	02027	02054	02070	02095	02110	02115	02134
	02182	02189	02198	02203	02206	02244	02269
	02291	02309	02337	02341	02346	02354	02388
	0.2399	02415	02419	02423	02429	02434	02440
98							

PAGE 0098
CROSS-REFERENCE SYMBOL TABLE

	CROSS-R	REFERENCE	SYMBOL TA	BLE				
		02443 02586	02461 02679	02538 02711	02542 02785	02559 02915	02563 02958	02577 02981
		02984 03092	02991 03095	03005 03103	03015 03140	03023 03173	03070 03223	03088 03262
		03265	03269	03287	03300	03327	03341	03408
		03430	03434	03474	03478	03491	03547	03559
		03566	03589	03593	03598	03603	03641	03648
		03662	03668	03676	03738	03751	030.1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
			• • • • • • • • • • • • • • • • • • • •					
	B1	00961	00205	00297				
	B100	00975	00693	00993				
R	B1000	00980						
	B100K	00988	00179	00186	00576	00588		
R	1B16K	00986						
	B17	00968	00361	00678				
	8177	00976	00933					
	B1776	00981	00529	00541	00548			
	B1777	00982	00429	00544				
	В2	00962 00835	00351	00378	00403	00467	00583	00700
	B20	00969	00457	00463				
	B207	00978	00909	01031				
	B24	00970	00149					
	в3	00963	00637	00667	00792	00925		
	B3004	00983	00884					
	В37	00971	00476					
	B377	00977	00568	00898				
	B4	00964	00669					
	B40	00972	00556	00992				
	В5	00965	00390	00813				
	В6	00966	00345	00362	00478	00552		
	8604	00979	01014					
	86412	00984	00278					

PAGE 0099 CROSS-REFERENCE SYMBOL TABLE

	B7	00967	00779	00951				
	B76K	00987 00610	00276	00286	00530	00542	00558	00570
	B7777	00985	00283					
	BEAUS	01000	00250					
	BIT5	00992	00465					
	8116	00993	00947					
	8179	02639	02270	02445	02462			
	вьк	03729	03061	03082	03297	03741	03748	
	CH.OK	01568 01458 01557	01440 01461	01443 01464	01446 01467	01449 01470	01452 01476	01455 01484
	CLMO	01223	01246					
	CI.M1	01233	01239					
	CLM2	01247	01230	01236				
	CLMEM	01210	01397					
	CMDF	02620	02478	02595	02605			
	CPUST	00066 00379 01016 01761 02718 02927	00308 00553 01032 01790 02734 03357	00334 00638 01110 01799 02799 03793	00348 00872 01157 01931 02800 03809	00353 00904 01254 01947 02819	00359 00934 01683 02004 02866	00373 00949 01733 02144 02910
	CRLF	01563	01135	01146	01589			
	CRSP1	02871	02818	02855	02891	02924		
	CPSP2	03792	02847	02874	03535			
	CRSP3	01930	01319	01363				
	CS*CM	01812	01917					
	CS%FT	01820	01918					
	CS%TR	01799	01916					
	CS.CM	01916 01818	01133	01747	01806	01808	01812	01816
A-1	.00	~ .						

PAGE 0100 CROSS-REFERENCE SYMBOL TABLE

CS.FT	01917	01131	01327	01829	01830	01831	
CS.TR	01915	01382	01574	01802	01810		
CSVCP	01134	01130	01326				
CTCWI	03151	03123					
CTCWO	03152	03131					
CTDP	03055	03007					
CTDP0	03063	03081	03112				
CTOPL	03091	03101					
CT1%B	03123	03783					
CT1%W	03115	03782					
CTI.B	03782 03115	02999 03118	03027 03127	03031	03034	03078	03110
CTI.W	03781 03136	03022 03139	03026 03777	03035	03038	03044	03121
CTIO	03783	03125	03133	03149			
CTIO%	03144	03784					
CŤL	00068 02606 03400	00885 03124 03411	01138 03132 03442	01737 03330 03444	01767 03380	02481 03385	02596 03399
CTLD	02971	02822	02941	02961			
CTLD.	03003	02976					
CTLDO	03011	03046					
aCTLDF	02977						
CTLDL	03038	03043					
CTLDX	03049	03025					
CTU%B	03129	03785					
CTO%W	03136	03786					
CTO.B	03784	02993	03030	03109	03134	03138	03141
CTO.W	03785 03016	02978 03019	02982 03021	02989 03067	02996 03071	02998 03073	03012 03075 A-101

PAGE 0101 CROSS-RFFERENCE SYMBOL TABLE

		03077 03142	03086	03090	03098	03104	03117	03119
	CTRS	03153	03024					
	DC%IN	02226	02701					
	DC%RW	02385	02702					
	DC.IN	02700 02170	02049 02201	02053 02381	02113 02404	02150 02491	02152 02499	02154
	DC.RW	02701 02208	02060 02256	02065 02290	02106 02357	02120 02524	02122	02174
	DCDCW	02621	02393					
	DCER	02708 02709	02047	02279	02495	02505	02523	02590
	DCERX	02216	02048					
	DCFM	02323	02307	02311	02314			
	DCLO	02486	02497					
	DCLD	03532	02833	02947	02965			
	DCLD.	02036	02029					
	DCLD1	02047	02025	02220				
	DCLD2	02064	02173					
	DCLM.	02103	02073					
	DCLMO	02144	02185					
	DCLM1	02174	02143					
	DCLM2	02190	02210					
	DCLMP	02069	02057					
	DCLMU	02149	02138					
	DCLMW	02170	02094	02101				
	DCLMX	02211	02148	02177	02192	02306		
	DCSFS	02496	02487	02489				
	DCTYP	02622	02288					
A-1	OFL 02	01838	01123					

PAGE 0102 CROSS-RFFERENCE SYMBOL TABLE

DFL.	01843	01370					
DMA	00827	00774	00776	00778	00815	00829	
DMACF	00829	00772	00812				
DMACW	00928	00775	00777	00785	00789		
DONE	01014	00367	00906	00910			
DR	00067 01139 01820 02584 03148 03296 03387 03499	00724 01140 01821 02591 03181 03298 03398	00731 01144 91823 02609 03222 03331 03401	00883 01775 02572 02611 03232 03333 03421	00886 01776 02578 03144 03283 03345 03432	00889 01777 02579 03145 03290 03346 03439	00896 01784 02583 03146 03295 03379 03451
DS%B	03279	03772					
DS%CM	03286	03773					
DS%FT	03295	03310	03775				
DS%G0	03228	03215					
DS%GT	03214	03774					
DS%WF	03308	03776					
DS.B	03771	03246	03248	03267	03270	03284	
DS.CM	03772	03249	03251	03253	03286	03291	03293
DS.FT	03774 03304	03177 03305	03219 03306	03226 03309	03240	03281	03288
DS.GT	03773	03187	03192	03195	03201	03207	03233
DS.WF	03775	03168	03182	03230	03308		
DSDNL	03766	03176					
DSDUN	03207	03190					
DSEX	03211	03205	03277				
DSINR	03252	03218					
DSLD	03166	02821	02830	02945	02967		
DSPLY	00931	00468	00479	00915	00920	00948	00955

	PAGE 01 CROSS-E	LO3 REFERENCE	SYMBOL	TABLE				
	DSRD	03187	03203					
	DSRDL	03195	03200					
	DSVCP	03312	03239					
	DSWEX	03276	03256					
	DSWR	03237	03175					
	DSWR0	03245	03274					
	DSWR1	03261	03273					
	DTYER	02303	02317					
	DTYPE	02336	02293	02296	02299			
	D V 4	01004	00289					
	EMERR	00472	00434					
	EOPO	01008	01010					
	EOP1	01910	01913					
	EOP2	02694	02697					
	EO53	03762	03765					
	EXECU	01253	01399					
	EXIT	01152	01391					
	EXITN	01191	01184					
	EXITS	01148	01393					
	EXRM	02857	02851					
	HLT77	02907	02898					
	HPIB	02706 02441 02564	02247 02446 02569	02271 02463 02593	02332 02509	02420 02540	02426 02543	02431 02561
	HPIR%	02583	02707					
	1,80	01775	01920					
	1%0.0	01777	01783					
	1%0.1	01784	01778					
A-1		01919	01738	01768	01772	01785	01815	

PAGE 0104 CROSS-REFERENCE SYMBOL TABLE

MDI	00974	00869					
ILINT	00917	00092	00800				
Ingn	01690	01924					
IN%NO	01693	01712					
IN.N	01923	01278	01346	01575	01695	01701	
IN1C	01918 01693	01261 01746	01264 01750	01291 01752	01383 01755	01388	01415
IN1C%	01733	01919					
IN1CO	01747	01735					
INO	01365	01565	01571				
INQ!?	01559 01741	01313	01349	01410	01543	01583	01667
INQ#	01423	01685	01688				
INQ.	01381	01367	01584				
INQ.0	01412	01387					
INQ.1	01433	01380	01422				
INQ.2	01488	01473					
10.3	01556 01550	01497 01552	01500 01554	01503	01506	01509	01541
INQDM	01544	01518	01521				
INOLF	01561	01334	01342	01355			
INQRC	01553	01513					
INORD	01551	01511					
INQRS	01555	01515					
INORX	01542	01493					
INE4	00669	00654					
IOER	00924	00391	00668	00670	00701	00708	00853
IOESC	00922 00765 00820	00720 00783 00894	00730 00787 00900	00734 00791	00748 00797	00757 00805	00761 00817

PAGE 0105 CROSS-REFERENCE SYMBOL TABLE

IOINT	00799	00095					
IOF0	00542	00659					
IOL1	00657	00665					
1012	00680	00688	00699				
IUL3	00683	00690					
1014	00711	00825					
IOL5	00842	00851	00856				
IOLP	00959	00618					
IUNO	00675	00648					
ION1	00691	00685					
10N2	00705	00694					
ION2A	00736	00722					
ION3	00835	00713					
1004	00948	00845					
10N5	00858	00847					
1006	00902	00861	00864	00871			
IPF	00516	00086	00953				
IPRTY	00484	00087					
ITBG	00342	00088					
JMP.2	02919	02900					
LDCON	02934	02805					
LDEX	02876 03065 03220 03362 03787	02955 03113 03227 03391	02968 03169 03231 03394	03002 03178 03241 03470	03047 03183 03258 03508	03051 03209 03282 03564	03053 03212 03289 03572
TDEX0	02909	02897					
LDEX1	02917	02913					
LD55	02027	02719					

PAGE 0 CROSS-	106 REFERENCE	SYMBOL	TABLE				
LDR	02790	02783	02930	02953			
LDRC	02811	02808	02936				
LDRC0	02823	02814					
LDRC1	02826	02812					
LDRC2	02831	02827					
LDRER	02921 02854	02816 02894	02824 02948	02829	02832	02840	02843
LDRR	02952	03794					
LDRSX	02865	02810	02852				
OLDRTC	01329						
@L DRTE	01335						
LDRTN	01321	01932					
LIB	01495	01546					
LOAD	01261	01401	01403	01405			
LOADO	01291	01309					
LOAD1	01295	01289					
LOAD2	01310	01282	01284				
LOADC	01315	01288	01294				
LSN	02619	02246	02539				
M 1	00989	00168	00180	00590			
M 2	00990	00169					
M20	00991	00652	00723				
MAPST	01346	01407					
MTST	00373	00085	00364				
MTST0	00404	00505	00523	00560	00573		
MTST1	00507	00415					
MTST2	00520	00508					
MTST3	00575	00431	00550	00569			

	: 0107 S-REFERENCE	SYMBOL	TABLE				
MTST	4 00586	00486					
MTST	5 00608	00601					
MTST	E 00419	00412	00488	00584			
MTST	M 00562	00525					
MU2	01003	00282					
N 2 5 0	02614	02232					
OU%1	C 01760	01922					
OU\$2	C 01752	01921					
OUTS	N 01714	01923					
our.	N 01922	01341	01568	01730			
OUT1	01921 01729	01338 01743	01379 01754	01428 01757	01431 01769	01434 01773	01722
OUT 2	2C 01920 01742	01316 01744	01333 01758	01336 01805	01560	01564	01687
OUTN	10 01718	01727					
ΡO	00065 00959 01042 01049	00212 00960 01043 01050	00213 01037 01044 01051	00617 01038 01045 01052	00809 01039 01046 01053	00827 01040 01047 01054	00829 01041 01048
P0.8	01042	00629	00824	01025	01028		
P0.E	01043	00631					
P0.0	O1037 00959	00536	00543	00679	00680	00687	00691
950°L	OF 01050						
apo.E	01044						
apo.F	EM 01049						
apo.F	FL 01052						
@P0.0	GF 01046						
P0.1	01048	01030					
0P0.M	01047						
apo.0 A-108	01045						

PAGE 0108 CROSS-REFERENCE SYMBOL TABLE

apo.SB	01053						
@PO.SC	01054						
PO.TO	01041 00711 00922	00620 00823	00643 00837	00644 00850	00658 00854	00662 00859	00710 00862
P0.T1	01040	00622	00655	00681	00705	00709	00836
P0.T2	01039	00839	00855	00858			
P0.T3	01038	00555	00605				
@PO.UN	01051						
POCL2	00399	00394					
P0C00	00401	00398					
POJPO	00398	00392					
BOACB	01021	00960	01033				
P1	01057 01958 01965	01952 01959 01966	01953 01960 01967	01954 01961 01968	01955 01962 01969	01956 01963	01957 01964
P1.A	01957	01180	01438	01597	01940	01943	
P1.B	01958	01071	01182	01441	01599		
P1.CT	01952	01277	01308	01716	01726		
P1.DF	01965 01569	01124	01271	01314	01365	01372	01562
P1.E	01959	01074	01168	01453	01601		
P1.EM	01964 01373	01102 01462	01177 01607	01179	01185	01191	01204
eP1.FL	01967						
P1.GF	01961 01609	01083 01631	01162	01205	01207	01465	01488
P1.T	01963 01605	01174 01945	01176	01187	01193	01202	01459
P1.M	01962 01625	01120 01672	01468 01675	01474 01682	01477	01612	01617
P1.0	01960	01078	01171	01456	01603		

A-109

PAGE 0109 CROSS-REFERENCE SYMBOL TABLE

@P1.SB	01968						
@P1.SC	01969						
P1.T0	01956 01292 01423	01089 01299 01429	01104 01378 01435	01153 01384 01585	01183 01389 01651	01279 01416 01658	01286 01419
P1.T1	01955 01587 01723	01093 01610	01106 01633	01155 01691	01190 01704	01197 01710	01350 01719
P1.T2	01954	01263	01265	01267	01318		
P1.T3	01953	01275	01295	01307	01572	01653	01659
ap1.UN	01966						
PIERR	01924	01330	01339				
₽2	01972 02744 02751	02164 02745 02752	02738 02746 02753	02740 02747 02754	02741 02748 02755	02742 02749 02756	02743 02750
P2.A	02744	02078	02092	02139	02727	02730	
P2.B	02745	02085	02096	02140	02178		
P2.CT	02738	02024	02040	02108	02219		
P2.DF	02752	02021	02023	02166	02169		
ep2.E	02746						
ap2.EM	02751						
P2.FL	02754 02117	02013 02197	02042 02200	02044 02304	02109 02351	02112 02359	02114
aP2.GF	02748						
P2.HC	02710	02061	02345	02371	02376	02421	02427
P2.I	02750	02732					
8P2.M	02749						
@P?.O	02747						
P2.SB	02755	02007	02243	02537	02558		
@P2.SC	02756						
P2.ST A-110	02709	02063	02340	02361	02367	02379	02380

PAGE 0110 CROSS-REFERENCE SYMBOL TABLE

	02433	02442					
P2.T0	02743	02018	02069	02389	02685		
P2.T1	02742	02350	02355	02360	02366	02370	02377
P2.T2	02741	02019	02037				
P2.T3	02740	02235	02319	02329	02414	02437	
P2.UN	02753	02010	02268	02418	02439	02460	
P2C	02698	02016	02046	02188	02202	02205	02422
	02428	02680	02688	02691	02692		
P2C%	02679	02700					
P2ERR	02711	02031	02066	02212	02216	02218	02221
	02227	02240	02261	02277	02323	02409	02450
	02483	02503	02506	02515	02521		
PSAC0	02733	02735					
ap2vCp	02723						
P3	02759	03378	03605	03628	03636	03684	03814
	03815	03816	03817	03818	03919	03820	03821
	03822	03823	03824	03825	03826	03827	03828
	03829	03830	03831				
P3.A	03819	03091	03261	03755	03802	03805	
P3.8	03820	03093	03263	03757			
P3.CT	03814	03033	03042	03083	03100	03185	03214
	03225	03260	03272	03334	03389	03407	03413
	03425	03426	03441	03462	03466	03467	03617
	03623						
P3.DF	03827	02795	02889	02895	02916	03671	03677
ap3.E	03821						
AP3.EM	03826						
P3.FL	03829	02974	02983	03010	03029	03049	03180
	03318	03320	03343	03418	03435	03544	03552
	03577	03582					
ep3.GF	03823						
P3.T	03825	03807					
M. E96	03824						

PAGE 0111 CROSS-REFERENCE SYMBOL TABLE

@P3.0	03822						
P3.SB	03830	03057	03591				
P3.SC	03831	02796	02914	03561	03565	03573	03586
	03600	03604					
P3.T0	03818	02793	03004	03036	03060	03087	03094 03271
	03099	03172	03193	03244	03264	03268 03429	03433
	03322	03326	03340	03347	03422	03429	03433
	03438	03744	03752	03758	03759		
P3.T1	03817	02959	02987	02990	03037	03040	03041
	03045	03089	03096	03097	03102	03191	03199
	03452	03460	03498	03510			
P3.T2	03816	02794	02886				
P3.T3	03815	03062	03063	03105	03194	03197	03198
	03202	03630					
P3.UN	03828	02973	02980	03014	03069	03595	
P3C	03767	03039	03196	03388	03464	03477	03480
	03739	03760					
P3C%	03738	03769					
P3C%0	03759	03750					
P3ERR	03786	02797	02877	02892	02957	03003	03052
	03056	03170	03171	03179	03211	03217	03221
	03229	03238	03242	03541	03680		
B3AG0	03808	03810					
P3ACB	03798	03684					
PHI	02705	02228	92230	02248	02266	02274	02326
	02412	02455	02458	02471	02473	02485	02488
	02518	02529	02531	02533	02535	02550	02552
	02554	02556	02570	02576	02580	02581	02597
	02599	02601	02603				
PHI%	02576	02706					
PHI%I	02568	02705					
PHI&T	02550	02704					
PHI%T	02529	02703					
I.IHq	02704 02574	02250	02253	02276	02280	02281	02520

02297 02300 02312 02315 02336 02469 025 PHI.T 02702 02262 02264 02324 02410 02451 024 PHIF% 02595 02708 PHIFL 02707 02236 02284 02308 02511 02610 PIN 02604 02568 PROER 00914 00321 00324 00327 00332 00340 00350	CROSS-	REFERENCE	SYMBOL	TABLE				
### ### ##############################	DHI.L	02703	02241	02252				022
PHI.T 02702 02262 02264 02324 02410 02451 024 PHIF% 02595 02708 PHIFL 02707 02236 02284 02308 02511 02610 PTN 02604 07568 PROFR 00914 00321 00325 01143 01216 01251 01395 017 PRTLP 00949 00944 PTDF0 00217 00204 00207 PTJPR 00213 00201 PTJPR 00214 00197 PTRTO 00201 00213 00214 PTST 01359 01409 ###RPP 01005 00290 #### 01006 00294 ### 01006 00294 ### 03769 03456 03459 03483 03512 #### 03769 03453					02315	02336	02469	025
PHIF% 02595 02708 PHIFL 02707 02236 02284 02308 02511 02610 PTN 02604 U2568 PROUR 00914 00321 00324 00327 00332 00340 00350 00350 00355 01143 01216 01251 01395 011 PRTLP 00949 00944 00207		02562	02565	02566				
PHIF% 02595 02708 PHIFL 02707 0236 02284 02308 02511 02610 PIN 02604 02568 PROOR 00914 00321 00324 00327 00332 00340 0035 PPST 01200 01132 01143 01216 01251 01395 011 PRTLP 00949 00944 PTDF0 00217 00204 00207 PTDF1 00213 00201 PTJMP 00215 00209 PTJPR 00214 00197 PTRTO 00701 00213 00214 PTST 01359 01409 aRAPO 01010 aRAP1 01913 aRAP2 02697 aRAP3 03765 RESUA 01005 00290 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM.TR 03769 03456 03459 03483 03512	PHI.T				02324	02410	02451	024
PHIFL 02707 02236 02284 02308 02511 02610 PTN 02604 U2568 PROER 00914 00321 00355 PRST 01200 01132 01143 01216 01251 01395 011 PRTLP 00949 00944 PTDF0 00217 00204 00207 PTDF1 00213 00201 PTJMP 00215 00209 PTJPR 00214 00197 PTRTO 00201 00213 00214 PTST 01359 01409 BRAPO 01010 BRAPO 01010 BRAP1 01913 BRAP2 02697 BRESUB 01005 00290 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03769 03456 03459 03483 03512 RM.TR 03769 03456 03459 03483 03512		02541	02544	02545				
PIN 02604 07568 PROER 00914 00321 00324 00327 00332 00340 00355 PPST 01200 01132 01143 01216 01251 01395 011 PRTLP 00949 00944 PTDF0 00217 00204 00207 PTDF1 00213 00201 PTJMP 00215 00209 PTJPR 00214 00197 PTRTO 00201 00213 00214 PTST 01359 01409 PRAPO 01010 PRAPO 01010 PRAPO 01010 PRESUB 01005 00290 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03769 03456 03459 03483 03512 RM1K 03526 03453	PHIF%	02595	02708					
PROER 00914 00321 00324 00327 00332 00340 00327 00350 00355	PHIEL	02707	02236	02284	02308	02511	02610	
PRST 01200 01132 01143 01216 01251 01395 011 PRTLP 00949 00944 PTDF0 00217 00204 00207 PTDF1 00213 00201 PTJMP 00215 00209 PTJMP 00214 00197 PTRTO 00201 00213 00214 PTST 01359 01409 PRAPO 01010 PRAPO 01010 PRAPO 01010 PRAPO 01005 00290 PRESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	PIN	02604	02568					
PRST 01200 01132 01143 01216 01251 01395 017 PRTLP 00949 00944 PTDF0 00217 00204 00207 PTDF1 00213 00201 PTJMP 00215 00209 PTJPR 00214 00197 PTRT0 00701 00213 00214 PTST 01359 01409 @RAP1 01913 @RAP2 02697 @RAP3 03765 RESUA 01005 00290 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512	PROER	00914	00321	00324	00327	00332	00340	003
PRTLP 00949 00944 PTDF0 00217 00204 00207 PTDF1 00213 00201 PTJMP 00215 00209 PTJPR 00214 00197 PTRT0 00201 00213 00214 PTST 01359 01409 PRAPD 01010 PRAPC 02697 PRAPS 03765 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512		00350	00355					
PTDF0 00217 00204 00207 PTDF1 00213 00209 PTJMP 00215 00209 PTJMP 00214 00197 PTRT0 00201 00213 00214 PTST 01359 01409 aRAPO 01010 aRAP1 01913 aRAP2 02697 aRAP3 03765 RESUA 01005 00290 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512	PRST	01200	01132	01143	01216	01251	01395	017
PTDF1 00213 00201 PTJMP 00215 00209 PTJMP 00214 00197 PTRT0 00201 00213 00214 PTST 01359 01409 aRAPO 01010 aRAP1 01913 aRAP2 02697 aRAP3 03765 RESUA 01005 00290 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	PRTLP	00949	00944					
PTJMP 00215 00209 PTJPR 00214 00197 PTRT0 00201 00213 00214 PTST 01359 01409 aRAPO 01010 aRAP1 01913 aRAP2 02697 aRAP3 03765 RESUA 01005 00290 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	PTDFO	00212	00204	00207				
PTJPR 00214 00197 PTRTO 00201 00213 00214 PTST 01359 01409 aRAPO 01010 aRAP1 01913 aRAP2 02697 aRAP3 03765 RESUA 01005 00290 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	PTDF1	00213	00201					
PTRTO 00201 00213 00214 PTST 01359 01409 aRAPO 01010 aRAP1 01913 eRAP2 02697 aRAP3 03765 RESUA 01005 00290 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	PTJMP	00215	00209					
PTST 01359 01409 aRAPO 01010 aRAP1 01913 aRAP2 02697 aRAP3 03765 RESUA 01005 00290 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	PTJPR	00214	00197					
ARAPO 01010 ARAP1 01913 ARAP2 02697 ARAP3 03765 RESUA 01005 00290 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	PTRT0	00201	00213	00214				
RAP1 01913 RAP2 02697 RAP3 03765 RESUA 01005 00290 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	PTST	01359	01409					
RAP2 02697 RESUA 01005 00290 RESUB 01006 00294 REV 00081 00630 RM&SC 03514 03771 RM&TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	aRAPO	01010						
RESUA 01005 00290 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	aRAP1	01913						
RESUA 01005 00290 RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	eRAP?	02697						
RESUB 01006 00294 REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	arap3	03765						
REV 00081 00630 RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	RESUA	01005	00290					
RM%SC 03514 03771 RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	RESUB	01006	00294					
RM%TR 03486 03770 RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	REV	00081	00630					
RM.TR 03769 03456 03459 03483 03512 RM1K 03526 03453	R4%SC	03514	03771					
RM1K 03526 03453	RM%TR	03486	03770					
	RM.TR	03769	03456	03459	03483	03512		
RM31K 03527 03457	RM1K	03526	03453					
	RM31K	03527	03457					

PAGE 0113 CROSS-REFERENCE SYMBOL TABLE

RMADR	02869	02864					
@RMADX	03528						
RMCW	03525	03487					
RMLD	03316	02825	02943	02963			
RMLDO	03322	03329	03344	03431	03436		
RMLD1	03330	03324	03410				
RMLD2	03379	03352	03356	03386	03390	03445	
RMLD3	03393	03336	03417	03476	03517	03522	
RMLD4	03398	03338					
RMLD5	03432	03415					
RMLDE	03361	03450					
RMLX	03447	03420					
RMLX0	03465	03484					
RMNSC	03770	03325	03383	03423	03471	03523	
RP%SC	01787	01915					
RP.SC	01914	01111	01323	01542	01556	01650	01797
RTNP3	02716	02032	02067	02213	02222		
S%SC	03539	03781		•			
S%SC0	03555	03543					
S%SC1	03558	03546	03554				
S%SC2	03561	03551	03557				
S%SC3	03630	03624					
S%SC4	03633	03616					
S%SC5	03650	03660					
s.sc	03776 03368 03681	02971 03532	03166 03558	03316 03596	03348 03661	03364 03669	03366 03678
SCM	00973	00649					

PAGE 01 CROSS-1	L14 REFERENCE	SYMBOL	TABLE				
SPCL	02835	02803					
SPCL0	02842	02838					
SPCL1	02848	02836					
SPCL2	02853	02849					
SRGP1	00996	00217					
SPGP2	00997	00219	00245				
SRGP3	00998	00241					
ST.N	01585	01577	01669				
ST.NO	01658	01579	01581	•			
ST.N1	01670	01655					
ST.N2	01683	01656					
ST.NA	01651	01622					
@START	00099						
STS	00069	00881 01779	00893	00895	01113	01137	01555
	01649	01					
TCCWI	01849	01736					
TCCWI							
	01835	01736	02560				
TCCWO	01835 01836	01736 01766	02560	·			
TCCWO TLK TP1K	01835 01836 02618 02616	01736 01766 02245	02560				
TCCWO TLK TP1K	01835 01836 02618 02616	01736 01766 02245 02103	02560				
TCCWO TI.K TP1K TR31K	01835 01836 02618 02616 02617	01736 01766 02245 02103 02118	02560				
TCCWO TI.K TP1K TP31K TR31T	01835 01836 02618 02616 02617 02846	01736 01766 02245 02103 02118 02841	02560	·			
TCCWO TI.K TR1K TR31K TST UNL	01835 01836 02618 02616 02617 02846 02534	01736 01766 02245 02103 02118 02841 02507	02560	01328			
TCCWO TI.K TR1K TR31K TST UNL VCP	01835 01836 02618 02616 02617 02846 02534 01071	01736 01766 02245 02103 02118 02841 02507 01948		01328			
TCCWO TLK TR1K TR31K TST UNL VCP VCPO	01835 01836 02618 02616 02617 02846 02534 01071 01109	01736 01766 02245 02103 02118 02841 02507 01948 01208		01328			
TCCWO TLK TP1K TR31K TST UNL VCP VCP0 VCP1	01835 01836 02618 02616 02617 02846 02534 01071 01109 01136	01736 01766 02245 02103 02118 02841 02507 01948 01208 01127	01322	01328			

+	+			+
	1	ADDENDIV	n	1
APPLICATION INFORMATION FOR 25 KHz POWER	! 	APPENDIX	D	1
				+

This appendix provides application information on the 25 kHz sine-wave output of the HP 12035A Power Supply.

Introduction

HP 1000 L-Series Computers and Systems utilize the Model 12035A Power Module as their power supply. An important design factor in the 12035A Power Module is the inversion of 50/60 Hz ac power to a regulated 25 kHz sine wave that is stepped down and rectified to provide the outputs shown in Figure 1. A bonus of this design for the OEM or end user with unique power requirements that are not met by the standard dc voltages is the availability of 25 kHz ac power at the backplane of L-Series card cages, computers, and systems and at a connector on the front of the power module. At the 25 kHz frequency, power transformers and filtering components (capacitors and chokes) can be small and lightweight enough to make possible on-interface power supplies

Uses of 25 kHz backplane power

25 kHz backplane power can be used when designing special interfaces on the 12010A Breadboard Interface to provide ac input power for compact, lightweight on-interface dc power supplies to meet any of the following requirements:

- Provision of dc voltages in addition to those supplied by the 12035A Power Module.
- Provision of dc supplies whose analog grounds are isolated from the computer ground.
- Provision of multichannel isolated power to digital communication circuits to eliminate ground noise paths and maximize the reliability of serial data transfers.
- Low voltage, high current power for supplying large arrays of integrated circuits.

Use of 25 kHz power from the power module front connector

25 kHz power is conveniently available from the power module front connector for powering circuits that are separate from the computer or system backplane. Uses might include signal conditioning power to external sensors (such as strain gauges) or power for logic circuits external to the computer backplane. Use of the power module's 25 kHz ac output can eliminate the need for separate, 50/60 Hz power supplies where external power requirements are small, minimizing costs, space requirements, and weight.




Figure 1. 12035A Power Module, Simplified

25 kHz ac power specifications of the 12035A Power Module

39V rms split-phase backplane output: The power module's output to the backplane of L-Series card cages, computers, and systems includes 39V rms split phase across pins 47/48 and 49/50 of interface card printed circuit plug P2 with a center tap connected to common (pins 2, 15, 17, 19, 21, 27, 29, and 34 of P2), as shown in Figure 1. With respect to common, the voltages at pins 47/48 and 49/50 of plug P2 are 19.5V rms. This backplane output is conveniently available for powering small on-interface dc power supplies.

27V rms front connector output: A separate transformer winding provides a 27V rms single-phase output to a connector on the front of the power module. This output can be used for signal conditioning power to external sensors or for other small external power supply uses. A Switchcraft type A3M plug is the required mating connector for this output.

Regulation: Within ±8% of nominal.

Available power: 25 kHz power available from either output or total available from both outputs depends on usage of dc current from the 12035A Power Module, as follows:

AC Power +5Vdc +12Vdc -12Vdc 70 Watts 25A 4.0A 2.0A NOTE: Alternate ac power and dc current output combinations are possible within the 250W to 319W maximum total power output, provided that no more than the highest power or current listed above is drawn from any output. However, because of complex thermal interactions within the power module you cannot rely upon directly trading all of the power not used in one or more dc outputs for additional ac power.

On-interface dc power supplies

Non-isolated, series-regulated dc power supply (Use 1 from page 1)

Purpose and basic design. Where additional +7.5V to +12V dc at up to 1 amp is needed for interface circuits, the 25 kHz backplane power can be used to provide a non-isolated positive regulated power supply as shown in Figure 2. The 19.5V rms potential on either side of common provides at least +14.5V dc after rectification and filtering. An adjustable, off-theshelf, three-terminal integrated circuit voltage regulator, National Semiconductor Series LM117 or equivalent, can be used to set the regulated output voltage within the range of +7.5V to +12V dc. The regulated voltage output is dependent upon the values of resistors R2 and R3. A negative output voltage supply similar to the

positive supply shown in Figure 2 can be made by reversing polarities of the rectifiers and using a negative adjustable regulator, National Semiconductor Series LM137 or equivalent.

Preserving purity of the 25 kHz ac input sine wave. To maintain the purity of the input 25 kHz sine wave, near 180 degree conduction should be provided in the rectification process, which necessitates the use of a choke input filter. This filter also limits the surge current at turn-on if the requirements for Lmin are met. The equation for Lmin with a 25% safety factor is given by:

 L_{min} (in henries) = (K/fs) x R_L


Where: fs = 25 kHz

R1 = Minimum load resistance

K = 0.06 for full wave rectifiers

This implies the need for a minimum load. If the circuits to be powered allow the load current to go to zero, a preloading bleeder resistor is required. The final value of Lmin would then be determined by the allowed power loss (dissipation) of the preloading resistor. When the Lmin requirement is met, the surge current will be acceptable and sine wave distortion will be minimized.

Selection of rectifiers. Rectifiers used with 25 kHz input power must be of the fast recovery type with less than 200 nanosecond recovery time. Allowing for possible transients from leakage inductances, overshoot, and MTBF derating, the rectifiers should also have 100V peak inverse voltage rating.



NOTES: U1 is a National Semiconductor type LM117 Series or equivalent adjustable regulator.

Values of C4, R2, and R3 should be selected in accordance with instructions in U1 manufacturer's data sheet.

Figure 2. On-interface regulated power supply with up to 1A output using 25 kHz ac input from L-Series backplane

Keeping noise off the 25 kHz ac input lines.

During rectifier recovery, the removal of stored charge in the rectifiers will appear as spikes on the rectifier inputs. These spikes should be suppressed to keep them from travelling along the 25 kHz ac input lines in the backplane. Small 0.001 to 0.1 microfarad ceramic capacitors (C1 and C2 in Figure 2) will usually damp out these spikes, with the required capacitor value dependent upon the magnitude of stored charge being removed. If underdamped ringing is present because of leakage inductance, small ferrite beads, tubes, or toroids can be threaded onto the rectifier leads to provide a "lossy" inductive reactance at high frequencies to effectively dissipate undesirable recovery currents.

Input filtering. The value of C3 is determined by the amount of ripple voltage that can be tolerated at the input of integrated circuit regulator U1. The Vin-Vout differential of 3 volts must be met for any chosen output voltage as noted in Reference 2. The Ripple factor r for a full-wave rectifier circuit is given by:

$$r = (0.83/(L1 \times C1) \times 5.76 \times 10^{-6})$$

The case size and construction of capacitor C3 must be capable of conducting the ripple current without excessive dissipation. Ripple current will be at 2 fs and will be sinusoidal when Lmin requirements are met. The rms ripple current in amps is given by:

$$i_{\rm R} = VRMS/(4\pi \times fs \times L_1)$$

Where: VRMS is the input voltage phase to common

fs = 25 kHz

 $L_1 > = L_{min}$

The minimum inductive value of L1 must be present with the dc current flowing through it over the complete load current range. This requires an inductor with gaps in the magnetic circuit, either fixed or distributed, such as in powdered iron cores, or solenoid-wound inductors over ferrite rods (available from Reference 9).

Regulator dissipation. Since the regulator is a linear series pass type, the d fference between the voltage developed across C3

at the regulator input and the desired output at the load current must be dissipated in the regulator. This dissipation is given by:

Case to junction thermal resistances are given in the regulator manufacturer's data sheet. The dominant thermal resistance will be the case to air stream, which is usually available on heat sink manufacturer's data as a function of air velocity. You can assume a minumum 200 ft/min flow across the board with a maximum air temperature on the exit side of 66°C under worst case conditions. For low power oncard dc supplies, the copper foil on the printed circuit board can be used as a heat sink. However, the suitability of this arrangement should be checked carefully with thermocouples to confirm that the temperature rise of the regulator is not excessive.

Isolated or "floating" dc power supplied (Uses 2 and 3, page 1)

A major advantage of the 25 kHz backplane power is its ease of use for isolated power supplies that can have separate analog grounds, thereby reducing the effects of ground-conducted noise as discussed in References 3 and 4. Isolation is provided by an on-interface transformer, as shown in Figure 3. The use of 25 kHz ac input makes it possible for the isolation transformer to be very small and inexpensive. Toroidal printed circuit mounting types or "P" core (Reference 7)

shielded printed circuit mounting types generally offer the best price-performance combination. However, small E-E types can also be used at lower cost with some sacrifice in electromagnetic and electrostatic shielding. High permeability ferrite materials having low losses at 25 kHz are readily available with matching bobbins and mounting hardware from References 6 through 10.

Primary-to-secondary isolation of both dc and high frequency can be somewhat complex. References 3 and 4 describe single and double shielded transformers. It is possible to achieve high isolation with small ferrite cores and proper interwinding shield design. Simple copper foil inter-winding shields are relatively inexpensive and are effective in decreasing primary-to-secondary electrostatic coupling at frequencies from 100 Hz to about 100 kHz. For higher frequencies, "link" coupling of two cores or other techniques may be required (Reference 3, p 117).

The ground isolation provided by the multi-channel +10V power supply circuits depicted in Figure 3 eliminates errors caused by ground-induced noise. In analog voltage measurement applications, power supply isolation minimizes common mode noise, improving measurement accuracy. With respect to digital data transmission uses, power supply isolation allows data terminals to operate at greater distances from the local system with fewer data errors than would otherwise be possible. When the power supply is not isolated, noise in the 50/60 Hz mains power distribution and grounding system supplying the computer can cause current noise loops that degrade signal integrity.




Figure 3. Multiple, isolated, on-interface +10V/30 mA power supplies

High-efficiency, on-interface low-voltage, high current power supply (Use 4, page 1)

Heat dissipation is often the main factor limiting the current output of on-interface power supplies. This is particularly true for lower voltage, high current supplies, such as required for many digital integrated circuit families. For example, at the +5V used for TTL families of integrated logic circuits, even the dissipation of the rectifiers can be a significant 14% to 20% of total power, because of the inherent 0.7V to 1.0V forward drop across silicon rectifiers, and heat sinking may be required at 3-5 Amp currents. Use of hot carrier or Schottky junction rectifiers, which have a lower forward drop presenting a power loss of only 4%-5% of the total power output, have peak inverse voltage ratings that are suitable for lower voltage power supplies and may not require heat sinks because of their lower power dissipation.

At low output voltages, the 2-3 volt drop required across most three-terminal adjustable integrated circuit series regulators for proper regulation can account for 40%-60% of the total power output, which is lost in the regulator and must be


dissipated. Regulator heat sinking becomes difficult for even 1-3 Amp current outputs and impossible for the higher current levels that larger three-terminal regulators are able to pass. Because of these efficiency and dissipation problems, a more efficient circuit approach has evolved, as shown in Figure 4.

The circuit of Figure 4 uses a driven switching regulator for more efficient delivery of low voltage, high current output. This circuit regulates on the basis of the conduction angle of the pulsating rectified, unfiltered dc from the on-interface Schottky rectifiers. The result is efficiencies of 70%-85% with 1 Amp to 5 Amp loads. The duty cycle control is uniform over the half sine wave and the instantaneous energy is low at the switching transitions, which minimizes waveform distortion and RFI emission. Because the regulator operates on the incoming frequency as a driven circuit, it also eliminates the generation of other frequencies that would be a problem if an on-interface switching regulator integrated circuit were used. The circuit of Figure 4 eliminates sum and difference noise frequencies and a host of non-repetitive noise problems, while optimizing efficiency.

External supplies using 25 kHz power from the power module front connector

Power supplies for logic circuits or sensor signal conditioning circuits external to the computer or system card cage can also use 25 kHz power from the 12035A Power Module as the primary ac input. In fact, ac input power to the logic circuits power supply for the flexible disc in HP 1000 L-Series Systems is taken from the front 25 kHz connector of the 12035A Power Module. Similar use can be made by the OEM or end user in systems assembled from HP 1000 L-Series components. It is important to note, however, that physical clearance for the mating plug is not sufficient in the 2103L (box) Computer to permit use of 25 kHz power from the power module front connector in that configuration.

The design of 25 kHz-driven external power supplies is essentially the same as for on-interface power supplies, as previously discussed. However, less-stringent space constraints can be expected to simplify layout and make heat dissipation easier in the external supplies, so less design effort should be required to achieve the desired result.



CR1, CR2, and CR3 are International Rectifier 80SQ10 5A Schottky rectifiers

L1 is a Dale type IH5 or equivalent solenoid choke coil.

Figure 4. High efficiency on-interface, low voltage, high current 25 kHz driven switching power supply

^{*}Motorola MC1403A or equivalent 2.5V low TC reference source

[†]National Semiconductor LM 311 or equivalent Comparator.

References:

- Reference Data for Radio Engineers, Fifth Edition, Howard W. Sarns & Co., Inc., 1974; Chapter 13, pp 28-30.
- National Semiconductor Linear Data Book, 1978, Section I, pp 15-22 and 50-54.
- Morrison, Ralph, "Grounding and Shielding Techniques in Instrumentation", Second Edition, Wiley Publications, Inc., 1977.
- Ott, Henry, "Noise Reduction Techniques in Electronic Systems", Wiley Publications, Inc., 1976.
- Fairchild "Voltage Regulator Handbook" or "Hybrid Data Book", available from Fairchild Semiconductor.
- 6. Ferroxcube "Linear Ferrite Materials and Components".
- 7. TDK Data Book, Ferrite Cores -- 2 DLE 88-002A.
- 8. Siemens Data Book, "Soft Magnetic Siferrit", 1975.
- 9. Fair-Rite Materials Data Book (Rods).
- 10. Micrometals "Shielded Coil Forms".
- White, Donald, "EMI Control Methodology and Procedures", Don White Consultants, 1978.

Α

A register, 2-25 ABO-AB14 signals, 6-61 AC crowbar, 4-14 AC line power down sequence, 5-13 AC line power up sequence, 5-13 ACLK signal, 2-25 Address buffer, 3-5 Address bus, 2-21, 8-7 Address latch, 3-18, 3-22 Address multiplexer, 3-21, 3-27 ADVIO signal, 2-27 Air flow requirements, 1-8 ALU, 2-21, 2-28 Architecture, 1-1 Arithmetic logic unit, 2-21, 2-28 ASG instruction, 2-28, 2-32 Audio alarm, 5-6, 5-12

В

B register, 2-25 Backplane AC loading, 6-16 capacitance data, 6-17 card cage, 6-12 card slot pinouts, 6-14 card slots, 6-3 card socket interconnects, 6-12 configurations, 6-5 DC loading, 6-12 design rules/guidelines, 6-15 interface hardware, 6-9 interface requirements, 6-16 loading rules, 6-12 logical description, 6-1 memory access protocol, 6-18 memory handshake timing, 6-19 overview, 6-3 physical description, 6-1 power supply connector, 6-3 power supply interface connector, 4-3 specifications, 6-5, 6-10 worst case loading, 6-15 Backup system, 5-1 BADVIO flip-flop, 2-27

```
Battery backup, 5-1
  +12 volt regulators, 5-10
  +5 volt regulators, 5-9
   -12 volt output, 5-11
   AC line power down sequence, 5-13
   AC line power up sequence, 5-13
   audio alarm, 5-6, 5-12
   battery charger, 5-7
   capacity, 5-4
   charge current, 5-4
   charge power, 5-4
   charge time, 5-4
   CPU interface, 5-6
   description, 5-1
   external connector, 5-5
   functional theory of operation, 5-7
   interface requirements, 5-5
   interface signals, 5-5
   interface to power supply, 5-6
   load, memory in standby, 5-4
   load, memory operational, 5-3
   memory support time, 5-4
   MLOST signal, 5-12
   output current, 5-3
   output voltages, 5-3
   over-voltage limits, 5-3
   overview, 5-1
   parts list, 5-14
   parts locations, 5-14
   power down sequence, 5-12
   power interruption, 5-1
   power outage, 5-1
   power up sequence, 5-12
   regulation, 5-1
   relay logic, 5-11
   REMOTE/OFF/ON switch, 5-5
   sequence logic, 5-12
   specifications, 5-3
   theory of operation, 5-9
   voltage regulators, 5-7
   voltage sag, 5-1
Battery charger, 5-7, 5-9
BCLK signal, 2-17, 2-25
Block diagram
   memory, 3-19
   power supply, 4-12
Block diagrams CPU chip, 2-21
BTN signal, 2-18
BUSY flip-flop, 3-24
BUSY handshake, 3-5
BUSY signal, 6-62
```

С

```
Card slot pinouts, 6-14
Card slot priorities, 6-3
Card slots, 6-3
Card socket interconnects, 6-12
Cards L-Series, 1-7
Catch diode, 4-16
CCLK signal, 6-62
Central interrupt register, 2-13
CLA, 2-30
CLKI signal, 2-23
CLKP signal, 2-27
Clocks, 2-63
   speed, 3-12
   system, 3-7
Concurrent memory cycles, 3-32
COND signal, 2-42
Connectors
   25kHz, 4-3
   external battery, 5-5
   external fan, 4-4
   power control, 4-4
   power supply backplane interface, 4-3
   power supply input power, 4-1
CONTROL flip-flop, 6-21
Control panel, virtual, 1-5
Control sequence logic, 5-12
Control structure, 2-30
Control word register, 2-25
Controller memory, 3-3
COTURN signal, 6-63
COUT signal, 2-28
CPU
   battery backup interface, 5-6
   state diagram, 2-33
   timing, 2-32
CPU and CPU chip, 2-1
CPU chip
   block diagram, 2-21
   buses, 2-21
   data paths, 2-21
   functional theory of operation, 2-17
   registers, 2-23
   signals, 2-17
CPUTURN signal, 6-63
CRS signal, 6-64
Custom logic array, 2-30
Cycle sequence, 3-31
Cycle time, 3-7
```

D

D flip-flop, 3-26 Data reading from memory, 3-17 Data bus, 2-21, 8-7 Data-in latch, 3-20, 3-24 Data-out buffer, 3-20, 3-24 Data/address latches, 3-8 DBO-DB15 signals, 6-65 Description battery backup, 5-1 electrical, 1-1 physical, 1-1 Detailed theory of operation processor card, 2-44 DI flip-flop, 3-24 Diagnostics memory, 3-35 Driver board, 4-20 DST instruction, 2-43 Dynamic RAM array, 3-21

Ε

E register, 2-26
E2 signal, 2-29
E3 signal, 2-29
EAU instructions, 2-32
Electrical description, 1-1
Environment system, 2-3
Error amplifier, 5-9, 5-10
Expanded memory access, 6-23
Extend register, 2-26
External fan power, 4-1

F

Fast clock, 3-11
FCH signal, 2-18
FCLK signal, 6-65
Fence register, 2-27
Field programmable logic arrays, 2-1
Flag
global register, 2-13
interrupt inhibit, 2-13
interrupt system, 2-13
parity sense, 2-13
parity system, 2-13
time base generator, 2-13
FLAG flip-flop, 6-21

```
Flip-flop
   CASEN, 8-24
   COUNT, 8-26
   GO, 8-24
   LATCH, 8-24
   RAS, 8-25
   REF, 8-26
   VALID, 8-25
   WANTED, 8-24
Flip-flops
   BADVIO, 2-27
   BUSY, 3-24, 8-24
   CONTROL, 6-21
   D, 3-26
   DI, 3-24
   FLAG, 6-21
   MEGO, 3-31
   parity indicator, 3-27
   PON, 3-35
RC, 3-30
   RE, 3-24
   RP, 3-29
   RS, 3-29
   START, 3-29
   VALID, 3-25
FPLA's, 2-1
FPLA, master, 2-51
Frontplane, 8-3
FRZM-, 2-58
Functional theory of operation
   battery backup, 5-7
   CPU chip, 2-17
   memory, 3-18
   power supply, 4-11
   processor card, 2-3
Fuse post, 4-1
          G
GE1 signal, 2-29
Global register flag, 2-13
          Н
Handshake, 6-18
```

Hard fail shutdown, 4-24

Ι

```
I/O accessing, 2-11
I/O functions processor card, 2-12
I/O handshake, 6-26
I/O instruction execution, 6-24
I/O interrupt, 2-9
I/O processing, 2-11
I/O state machine, 2-10, 2-51
I/O transfer protocol, 6-24
IA signals, 2-18
IAK signal, 6-66
ICHID signal, 6-66
ICHOD signal, 6-66
ID signals, 2-18
IIAK signal, 2-18
IIOGO signal, 2-18
IIORQ signal, 2-19
INC signal, 2-30
IND signal, 2-25
Indicators power supply, 4-4
Inhibit memory, 3-12
Initialization
   memory, 3-15
PON, 3-35
   signals, 3-15
Input crowbar, 4-14
Input data/address set-up, 3-15
Input power connector, 4-1
Input status register, 2-12
Instruction
   fetch from A or B register, 2-46
   fetch from ROM, 2-49
Instruction register, 2-23
Instruction register CLA, 2-32
Instructions
   ASG, 2-28, 2-32
   CLC 0, 2-15
   CLC 4, 2-15
   CLC 5, 2-16
   CLC 6, 2-16
   CLF 0, 2-15
   CLF 2, 2-15
   CLF 5, 2-16
   CLF 6, 2-16
   DLD, 8-15
   DST, 2-43, 8-15
   EAU, 2-32
   1SZ, 2-43
   JMP, 2-42
```

JSB, 2-43 LIA 1, 2-15 LIA 4, 2-15 LIA 5, 2-16 LIA 7,C, 2-16 LIB 1, 2-15 LIB 4, 2-15 LIB 5, 2-16 LIB 7,C, 2-16 MIA 1, 2-15MIA 4, 2-16MIA 5, 2-16MIA 7,C, 2-17MIB 1, 2-15 MIB 4, 2-16MIB 5, 2-16 MIB 7,C, 2-17 MRG, 2-32OTA 0, 2-15OTA 07, 2-43 OTA 1, 2-15OTA 2, 2-15 OTA 4, 2-16 OTA 5, 2-16OTA 7, 2-17OTA 7,C, 2-17 OTB 0, 2-15OTB 07, 2-43 OTB 1, 2-15 OTB 2, 2-15 OTB 4, 2-16 OTB 5, 2-16 OTB 7, 2-17 OTB 7,C, 2-17 SFC 0, 2-15SFC 2, 2-15 SFC 4, 2-15 SFC 5, 2-16 SFC 6, 2-16 SFS 0, 2-15 SFS 2, 2-15 SFS 4, 2-15 SFS 5, 2-16 SFS 6, 2-16 SRG, 2-32STA, 2-43 STB, 2-43STC 07, 2-42 STC 4, 2-15STC 5, 2-16STF 0, 2-15

STF 2, 2-15

```
STF 5, 2-16
  STF 6, 2-16
INT signal, 2-19, 2-33
INTCLK signal, 2-23, 2-25, 2-30, 2-32
Integrated thyristor rectifiers, 4-17
Interface buffers, 3-18, 3-22
Interface hardware, 6-9
Interface requirements battery backup, 5-5
Interrupt
   1/0, 2-9
   memory protect, 2-8
   parity error, 2-8
   power fail, 2-8
   processing, 2-6
   requests, 2-6
   special, 2-8
   system flag, 2-7
   time base generator, 2-9
   unimplemented instruction, 2-8
Interrupt inhibit flag, 2-7, 2-13
Interrupt latency, 2-11
Interrupt levels, 2-6
Interrupt mask register, 2-13
Interrupt service, 2-9
Interrupt system flag, 2-7, 2-13
Interrupts, 6-19
   latency, 6-23
   system level, 2-6
   timing, 6-22
INTRQ signal, 6-67
IOG signal, 2-19
IOGO signal, 6-67
IORQ signal, 6-68
IPON signal, 2-19
IR logic, 2-23
ISZ instruction, 2-43
          J
JMP instruction, 2-42
JSB instruction, 2-43
          L
L-Series memory, 3-1
LDCW signal, 2-25
LDINC signal, 2-27
Levels interrupt, 2-6
Line drop-out detector, 4-26
Line power failure, 3-10
Index-8
```

Line power up logic, 4-28 Line rectifier, 4-14 Line selector switch, 4-1 Logic Board, 4-27 Long half cycle, 6-28 Loop regulator, 4-22 Low voltage driver supply, 4-11

M

Main control circuit, 3-30 Main handshake signals, 3-11 Master FPLA, 2-51 MCHID signal, 6-68 MCHOD signal, 6-69 MCHODOC signal, 6-69 MEGO flip-flop, 3-31 MEM signal, 2-19 MEMDIS signal, 6-70 MEMGO signal, 6-70 Memory accessing, 2-44 address latch, 3-18, 3-22 address multiplexer, 3-21, 3-27 addresses, 3-15, 8-13 altering protected area, 2-42 array card control logic, 8-33 backplane interface, 3-11, 8-7 basic operation, 3-3 battery backup, 3-10 card, 3-2 concurrent cycles, 3-5 control and timing logic, 8-20 control signals, 3-11 controller, 3-3 controller (XL), 8-1 cycle, 3-3cycle sequence, 3-31 cycle time, 3-7data read, 2-46 data-in latch, 3-20, 3-24 data-out buffer, 3-20, 3-24 data/address latches, 3-8 detailed theory of operation (XL), 8-20 diagnostic functions, 3-35 dynamic RAM array, 3-21 expanded (XL), 8-1 frontplane signals, 8-17 frontplane signals, address lines, 8-18 frontplane signals, configure lines, 8-19 frontplane signals, control lines, 8-19

```
frontplane signals, response lines, 8-19
functional block diagram, 3-19, 8-9
functional theory of operation, 3-18
functional theory of operation (XL), 8-7
handshake timing, 6-19, 8-9
inhibit signal timing, 8-9
inhibiting operation, 3-12
initialization, 3-15
input data/address set-up, 3-15
instruction fetch, 2-46
interface buffers, 3-18, 3-22
M voltages, 3-10
main control circuit, 3-30
maintaining power, 3-10
mapping, 8-4, 8-13
mapping control, 8-27, 8-28
mapping control logic, 8-17
memory cycles occurring during refresh cycles, 3-32
operating characteristics, 3-15
overview, 3-1
parity circuit, 8-6, 3-25, 8-34
parity detection, 3-26, 8-34
parity generation, 3-25
parity generator/comparator, 3-20
parts list, 3-36, 8-34
parts locations, 3-36, 8-34
power requirements, 3-7
power sequencing, 3-15
protect system, 2-42
read cycle, 3-5
reading data from, 3-17
recovery from parity errors, 3-18
refresh circuit, 3-29
refresh control, 3-21, 8-12
refresh cycle, 3-5, 8-26
refresh cycles occurring during memory cycles, 3-32, 8-12
refresh period, 3-7
remote access, 6-23
restrictions, 3-1
row and column addresses, 3-27
selecting row addresses, 3-28
size, 3-1
slide switch, 3-10
source voltages, 3-10
speed, 3-12
standby mode, 3-10
support time, 5-4
test points, 3-35
theory of operation, 3-22
timing and control, 3-21, 8-11
timing diagrams, 8-21
violation, 2-43
```

write by processor card, 2-46 write cycle, 3-3 writing data into, 3-17 XL Address Generation, 8-31 Memory access protocol, 6-18 Memory accessing, 2-3 Memory controller, 3-3 Memory locations 0 and 1, 2-6 Memory protect fence register, 2-27 Memory protect interrupt, 2-8 Memory protect system, 2-42 Memory protect violation register, 2-13 MGO signal, 2-19 MLOST signal, 5-12, 6-71 MND signal, 2-20 Motherboard, 4-13 MP signal, 6-71 MPF signal, 2-20, 2-43 MPV signal, 2-20, 2-43 MRG instruction, 2-32 MRQ signal, 6-72

N

Next state CLA, 2-30 Next state counter/register, 2-30 Next state register, 2-30

0

0 register, 2-26 ONES signal, 2-28 Opto-coupled SCR, 4-14 OTA 07 instruction, 2-43 OTB 07 instruction, 2-43 Output CLA, 2-30 Output CLA latches, 2-30 Output rectifiers, 4-18 Output status register, 2-12 Over-current protection, 5-10, 5-11 Over-voltage protection, 5-10 Overflow register, 2-26 Overview battery backup, 5-1 processor card, 2-1 OVF1 signal, 2-29 OVF2 signal, 2-29 OVF3 signal, 2-29

P

```
P register, 2-26
Page register, 2-23
Parity
   bit, 3-8
   circuit, 3-25
   control, 3-20
   detection, 3-8, 3-26
   detector, 3-5
   error, 3-9
   generation, 3-8, 3-25
   generator/comparator, 3-20
   indicator, 3-9
   read cycle, 3-9
   recovery from errors, 3-18
   sense, 3-9
   strobe, 3-27
   write cycle, 3-8
   written data, 3-3
Parity error interrupt, 2-8
Parity error register, 2-13
Parity indicator flip-flop, 3-27
Parity sense flag, 2-13
Parity system flag, 2-13
Parts list
   battery backup, 5-14
   memory, 3-36
   point-of-load regulator, 7-2
   power supply, 4-30
   processor card, 2-65
Parts locations
   battery backup, 5-14
   memory, 3-36
   point-of-load regulator, 7-2
   power supply, 4-30
   processor card, 2-65
PE signal, 6-72
PFW signal, 6-72
Phase-locked loop synchronization, 4-19
Physical description, 1-1
   backplane, 6-1
PMPI+, 2-58
Point-of-load regulator, 7-1
   parts list, 7-2
   parts locations, 7-2
   specifications, 7-1
PON flip-flop, 3-35
PON initialization, 3-35
PON signal, 2-33, 6-73
```

```
Post regulators, 4-18
Power cord receptacle, 4-1
Power down sequence, 5-12
Power fail interrupt, 2-8
Power fail warning logic, 4-28
Power interruption, 3-10, 5-1
Power on logic, 4-28
Power outage, 5-1
Power panel, 4-1
Power requirements, 1-7
   memory, 3-7
   power supply, 4-6
   XL memory, 8-5
Power sequencing, 3-15
Power supply
   25-kHz power application, 66-1
   AC crowbar, 4-14
   AC outputs, 4-8
   backplane interface output connector, 4-3
   block diagram, 4-12
   catch diode, 4-16
   driver board, 4-18
   fault indicators, 4-5
   functional theory of operation, 4-11
   hard fail shutdown, 4-24
   indicators, 4-4
   input crowbar, 4-14
   integrated thyristor rectifiers, 4-17
   interface to battery backup, 5-6
   line drop-out detector, 4-26
   line power up logic, 4-28
   line rectifier, 4-14
   logic board, 4-25
   loop regulator, 4-22
   low voltage driver supply, 4-11
   motherboard, 4-11
   opto-coupled SCR, 4-14
   output rectifiers, 4-18
   parts list, 4-30
   parts locations, 4-30
   phase-locked loop synchronization, 4-19
   physical characteristics, 4-1
   post regulators, 4-18
   power factor, 4-6
   power fail warning logic, 4-28
   power on logic, 4-28
   power requirements, 4-6
   power supply up logic, 4-28
   RFI filter, 4-14
   Schottky rectifiers, 4-18
   SCR gate drive, 4-19
   signal levels, 4-10
```

```
sine-wave inverter, 4-17
   soft fail shutdown, 4-24
   specifications, 4-5
   switching regulator, 4-15
   switching regulator tri-level drive, 4-22
   theory of operation, 4-11
   trouble diagnosis, 4-29
   under-voltage limit comparators, 4-25
   voltage controlled oscillator, 4-19
Power supply up logic, 4-28
Power up sequence, 5-12
Priorities, 6-3
Priority order, 2-7
Processor
   battery backup interface, 5-6
   memory access and DMA, 2-49
Processor card
   detailed theory of operation, 2-44
   I/O functions, 2-12
   parts lists, 2-65
   parts locations, 2-65
Processor card functional theory of operation, 2-3
Processor card overview, 2-1
PS signal, 6-74
PSAVE register, 2-27
PSFF+, 2-58
          R
RAM elements, 8-1
RAM elements, 3-5
RC flip-flop, 3-30
RCLK signal, 6-75
RDA signal, 2-25
RDB signal, 2-25
RDI signal, 2-23
RE flip-flop, 3-24
Read cycle, 3-5
Read cycle parity, 3-9
READ signal, 2-20
Read strobe pulse, 3-5
Reading data from memory, 3-17
Recovery from parity errors, 3-18
Refresh cycle, 8-4
Refresh circuit, 3-29
Refresh control, 3-21
Refresh cycle, 3-5
Refresh period, 3-7
Register
   central interrupt, 2-13
   input status, 2-12
```

```
interrupt mask, 2-13
   memory protect violation, 2-13
   output status, 2-12
   parity error, 2-13
Registers
   A, 2-25
   B, 2-25
   control word, 2-25
   CPU chip, 2-23
   double register shift operations, 2-23
   E, 2-26
   Extend, 2-26
   fence, 2-27
   instruction, 2-23
   memory protect fence, 2-27
   next state, 2-30
   0, 2-26
   overflow, 2-26
   P, 2-26
   page, 2-23
   PSAVE, 2-27
   T, 2-26
Regulator point-of-load, 7-1
Relay logic, 5-11
REMEM signal, 6-75
Remote memory access, 6-23
REMOTE/OFF/ON battery backup switch, 5-5
RFI filter, 4-14
RNI signal, 6-76
ROM data read, 2-49
ROM code layout, 65-2
ROM firmware, 2-1
ROM listing, 65-1
ROM loaders listing, 65-1
Row-address strobe, 3-27
RP flip-flop, 3-29
RS flip-flop, 3-29
           S
 SCHID signal, 6-77
 SCHOD signal, 6-77
 Schottky rectifiers, 4-18
 SCLK signal, 6-78
 SCR gate drive, 4-19
 Select code, 6-19
 Self test, 1-6
 Self-test listing, 65-1
 Short half cycle, 3-5
 Short-half-cycle, 3-3
```

```
Signals
   ABO-AB14, 6-61
   ACLK, 2-25
   ADVIO, 2-27
   battery backup interface, 5-5
  BCLK, 2-17, 2-25
  BTN, 2-18
   BUSY, 8-3, 8-9, 8-24, 6-62
  CCLK, 6-62
   CLKI, 2-23
  CLKP, 2-27
COND, 2-42
   COTRN, 8-10
   COTURN, 6-63
  COUT, 2-28
   CPU chip, 2-17
  CPUTURN, 6-63
  CRS, 6-64, 8-10
  DBO-DB15, 6-65
  definitions, 6-61
  E2, 2-29
  E3, 2-29
  fast clock, 3-11
  FCH, 2-18
  FCLK, 6-65, 8-7
  GE1, 2-29
IAO - IA14, 2-18
  IAK, 6-66, 8-10
  ICHID, 6-66
  ICHOD, 6-66
  IDO - ID15, 2-18
  IIAK, 2-18
  IIOGO, 2-18
  IIORQ, 2-19
  INC, 2-30
  IND, 2-25
  INT, 2-19, 2-33
  INTCLK, 2-23, 2-25, 2-30, 2-32
  INTRQ, 6-67
  IOG, 2-19
  10G0, 6-67
  IORQ, 6-68
  IPON, 2-19
  LDCW, 2-25
  LDINC, 2-27
  main handshake, 3-11
  MCHID, 6-68
  MCHOD, 6-69
  MCHODOC, 6-69
  MEM, 2-19
  MEMDIS, 8-9, 8-24, 6-70
  MEMGO, 8-3, 8-9, 8-24, 6-70
```

```
MGO, 2-19
  MLOST, 5-12, 8-11, 6-71
  MND, 2-20
  MP, 6-71, 8-10
  MPF, 2-20, 2-43
  MPV, 2-20, 2-43
  MRQ, 6-72, 8-10
  ONES, 2-28
  OVF1, 2-29
   OVF2, 2-29
  OVF3, 2-29
  PE, 8-6, 8-10, 6-72
  PFW, 6-72
   PON, 8-10, 2-33, 6-73
  PS, 8-6, 8-10, 6-74
  RCLK, 6-75, 8-7
  RDA, 2-25
   RDB, 2-25
   RDI, 2-23
   READ, 2-20
   REMEM, 8-9, 8-24, 6-75
   RNI, 6-76, 8-10
   SCHID, 6-77
   SCHOD, 6-77
   SCLK, 6-78, 8-7
   SLAVE, 2-33, 6-79
   SLK, 2-20
   SLV, 2-20
   SPRQ-, 6-79
   system clock, 3-11
   TBT, 2-21
   TDI, 2-21
   timing specifications, 6-28
   UIT, 2-21
   VALID, 8-3, 8-9
   VALID-, 6-80
   WE, 6-80
   ZEROS, 2-28
Silicon-on-sapphire, 1-1
Sine-wave inverter, 4-17
Slave mode, 1-5
   entry, 1-6
Slave mode timing, 6-27
Slave mode transfers, 6-25
SLAVE signal, 2-33, 6-79
SLK signal, 2-20
SLV signal, 2-20
Soft fail shutdown, 4-24
SOS, 2-1
Special interrupt, 2-8
```

```
Specifications
  backplane, 6-10
  battery backup, 5-3
  memory, 3-7
   point-of-load regulator, 7-1
  power supply, 4-5
  signal timing, 6-28
SPRQ- signal, 6-79
SRG instruction, 2-32
STA instruction, 2-43
START flip-flop, 3-29
State diagram, 2-33
State machine, 2-51
  synchronous, 2-30
Status Logic, 2-28
STB instruction, 2-43
STC 07 instruction, 2-42
Support features, 1-5
Switching regulator, 4-15
Switching regulator tri-level drive, 4-22
Synchronous state machine, 2-30
System clock, 3-7
System environment, 2-3
System level interrupt priority, 2-7
System level interrupts, 2-6, 2-9
System reset, 2-15
          T
T register, 2-26
TBT signal, 2-21
TDI signal, 2-21
Temporarily Disable Interrupt signal, 2-7
Theory of operation
  battery backup, 5-9
  memory, 3-22
  power supply, 4-11
Time base generator flag, 2-13
Time base generator interrupt, 2-9
Timing
  CPU, 2-32
   interrupts, 6-22
  memory handshake, 6-19
  slave mode, 6-27
   specifications, 6-28
Transparent latch, 3-22
```

U

UIT signal, 2-21 Under-voltage limit comparators, 4-25 Unimplemented instruction interrupt, 2-8

V

VALID flip-flop, 3-25
VALID- signal, 6-80
VCP program listing, 65-1
Vector address, 2-10
Ventilation requirements, 1-8
Virtual control panel, 1-5
entry, 1-6
Voltage controlled oscillator, 4-19
Voltage regulators, 5-7, 5-9, 5-10
Voltage sag, 5-1

W

WE- signal, 6-80
Write address, 3-3
Write cycle, 3-3
Writing data into memory, 3-17

Z

ZEROS signal, 2-28

